blob: 2611a60cb0598994b1d8de8ee925b578f3a3e343 [file] [log] [blame]
Vineet Guptacfdbc2e2013-01-18 15:12:20 +05301#
2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
3#
4# This program is free software; you can redistribute it and/or modify
5# it under the terms of the GNU General Public License version 2 as
6# published by the Free Software Foundation.
7#
8
9config ARC
10 def_bool y
11 select ARCH_NO_VIRT_TO_BUS
Vineet Gupta4adeefe2013-01-18 15:12:18 +053012 select CLONE_BACKWARDS
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053013 # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev
14 select DEVTMPFS if !INITRAMFS_SOURCE=""
15 select GENERIC_ATOMIC64
16 select GENERIC_CLOCKEVENTS
17 select GENERIC_FIND_FIRST_BIT
18 # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP
19 select GENERIC_IRQ_SHOW
Vineet Guptabf90e1e2013-01-18 15:12:18 +053020 select GENERIC_KERNEL_EXECVE
21 select GENERIC_KERNEL_THREAD
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053022 select GENERIC_PENDING_IRQ if SMP
Vineet Guptac3581032013-01-18 15:12:19 +053023 select GENERIC_SIGALTSTACK
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053024 select GENERIC_SMP_IDLE_THREAD
Mischa Jonkerf46121b2013-01-18 15:12:24 +053025 select HAVE_ARCH_KGDB
Vineet Gupta547f1122013-01-18 15:12:22 +053026 select HAVE_ARCH_TRACEHOOK
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053027 select HAVE_GENERIC_HARDIRQS
Vineet Gupta9c575642013-01-18 15:12:24 +053028 select HAVE_IRQ_WORK
Vineet Gupta4d86dfb2013-01-22 17:03:59 +053029 select HAVE_KPROBES
30 select HAVE_KRETPROBES
Vineet Guptac121c502013-01-18 15:12:20 +053031 select HAVE_MEMBLOCK
Vineet Gupta854a0d92013-01-22 17:03:19 +053032 select HAVE_MOD_ARCH_SPECIFIC if ARC_DW2_UNWIND
Vineet Gupta769bc1f2013-01-22 17:02:38 +053033 select HAVE_OPROFILE
Vineet Gupta9c575642013-01-18 15:12:24 +053034 select HAVE_PERF_EVENTS
Vineet Gupta999159a2013-01-22 17:00:52 +053035 select IRQ_DOMAIN
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053036 select MODULES_USE_ELF_RELA
Vineet Guptac121c502013-01-18 15:12:20 +053037 select NO_BOOTMEM
Vineet Gupta999159a2013-01-22 17:00:52 +053038 select OF
39 select OF_EARLY_FLATTREE
Vineet Gupta9c575642013-01-18 15:12:24 +053040 select PERF_USE_VMALLOC
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053041
42config SCHED_OMIT_FRAME_POINTER
43 def_bool y
44
45config GENERIC_CSUM
46 def_bool y
47
48config RWSEM_GENERIC_SPINLOCK
49 def_bool y
50
51config ARCH_FLATMEM_ENABLE
52 def_bool y
53
54config MMU
55 def_bool y
56
57config NO_IOPORT
58 def_bool y
59
60config GENERIC_CALIBRATE_DELAY
61 def_bool y
62
63config GENERIC_HWEIGHT
64 def_bool y
65
66config BINFMT_ELF
67 def_bool y
68
Vineet Gupta44c8bb92013-01-18 15:12:23 +053069config STACKTRACE_SUPPORT
70 def_bool y
71 select STACKTRACE
72
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053073config HAVE_LATENCYTOP_SUPPORT
74 def_bool y
75
76config NO_DMA
77 def_bool n
78
79source "init/Kconfig"
80source "kernel/Kconfig.freezer"
81
82menu "ARC Architecture Configuration"
83
84choice
85 prompt "ARC Platform"
86 default ARC_PLAT_FPGA_LEGACY
87
88config ARC_PLAT_FPGA_LEGACY
89 bool "\"Legacy\" ARC FPGA dev platform"
90 help
91 Support for ARC development platforms, provided by Synopsys.
92 These are based on FPGA or ISS. e.g.
93 - ARCAngel4
94 - ML509
95 - MetaWare ISS
96
97#New platform adds here
98endchoice
99
100menu "ARC CPU Configuration"
101
102choice
103 prompt "ARC Core"
104 default ARC_CPU_770
105
106config ARC_CPU_750D
107 bool "ARC750D"
108 help
109 Support for ARC750 core
110
111config ARC_CPU_770
112 bool "ARC770"
113 select ARC_CPU_REL_4_10
114 help
115 Support for ARC770 core introduced with Rel 4.10 (Summer 2011)
116 This core has a bunch of cool new features:
117 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
118 Shared Address Spaces (for sharing TLB entires in MMU)
119 -Caches: New Prog Model, Region Flush
120 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
121
122endchoice
123
124config CPU_BIG_ENDIAN
125 bool "Enable Big Endian Mode"
126 default n
127 help
128 Build kernel for Big Endian Mode of ARC CPU
129
Vineet Gupta41195d22013-01-18 15:12:23 +0530130config SMP
131 bool "Symmetric Multi-Processing (Incomplete)"
132 default n
133 select USE_GENERIC_SMP_HELPERS
134 help
135 This enables support for systems with more than one CPU. If you have
136 a system with only one CPU, like most personal computers, say N. If
137 you have a system with more than one CPU, say Y.
138
139if SMP
140
141config ARC_HAS_COH_CACHES
142 def_bool n
143
144config ARC_HAS_COH_LLSC
145 def_bool n
146
147config ARC_HAS_COH_RTSC
148 def_bool n
149
150config ARC_HAS_REENTRANT_IRQ_LV2
151 def_bool n
152
153endif
154
155config NR_CPUS
156 int "Maximum number of CPUs (2-32)"
157 range 2 32
158 depends on SMP
159 default "2"
160
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530161menuconfig ARC_CACHE
162 bool "Enable Cache Support"
163 default y
Vineet Gupta41195d22013-01-18 15:12:23 +0530164 # if SMP, cache enabled ONLY if ARC implementation has cache coherency
165 depends on !SMP || ARC_HAS_COH_CACHES
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530166
167if ARC_CACHE
168
169config ARC_CACHE_LINE_SHIFT
170 int "Cache Line Length (as power of 2)"
171 range 5 7
172 default "6"
173 help
174 Starting with ARC700 4.9, Cache line length is configurable,
175 This option specifies "N", with Line-len = 2 power N
176 So line lengths of 32, 64, 128 are specified by 5,6,7, respectively
177 Linux only supports same line lengths for I and D caches.
178
179config ARC_HAS_ICACHE
180 bool "Use Instruction Cache"
181 default y
182
183config ARC_HAS_DCACHE
184 bool "Use Data Cache"
185 default y
186
187config ARC_CACHE_PAGES
188 bool "Per Page Cache Control"
189 default y
190 depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE
191 help
192 This can be used to over-ride the global I/D Cache Enable on a
193 per-page basis (but only for pages accessed via MMU such as
194 Kernel Virtual address or User Virtual Address)
195 TLB entries have a per-page Cache Enable Bit.
196 Note that Global I/D ENABLE + Per Page DISABLE works but corollary
197 Global DISABLE + Per Page ENABLE won't work
198
199endif #ARC_CACHE
200
Vineet Gupta8b5850f2013-01-18 15:12:25 +0530201config ARC_HAS_ICCM
202 bool "Use ICCM"
203 help
204 Single Cycle RAMS to store Fast Path Code
205 default n
206
207config ARC_ICCM_SZ
208 int "ICCM Size in KB"
209 default "64"
210 depends on ARC_HAS_ICCM
211
212config ARC_HAS_DCCM
213 bool "Use DCCM"
214 help
215 Single Cycle RAMS to store Fast Path Data
216 default n
217
218config ARC_DCCM_SZ
219 int "DCCM Size in KB"
220 default "64"
221 depends on ARC_HAS_DCCM
222
223config ARC_DCCM_BASE
224 hex "DCCM map address"
225 default "0xA0000000"
226 depends on ARC_HAS_DCCM
227
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530228config ARC_HAS_HW_MPY
229 bool "Use Hardware Multiplier (Normal or Faster XMAC)"
230 default y
231 help
232 Influences how gcc generates code for MPY operations.
233 If enabled, MPYxx insns are generated, provided by Standard/XMAC
234 Multipler. Otherwise software multipy lib is used
235
236choice
237 prompt "ARC700 MMU Version"
238 default ARC_MMU_V3 if ARC_CPU_770
239 default ARC_MMU_V2 if ARC_CPU_750D
240
241config ARC_MMU_V1
242 bool "MMU v1"
243 help
244 Orig ARC700 MMU
245
246config ARC_MMU_V2
247 bool "MMU v2"
248 help
249 Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio
250 when 2 D-TLB and 1 I-TLB entries index into same 2way set.
251
252config ARC_MMU_V3
253 bool "MMU v3"
254 depends on ARC_CPU_770
255 help
256 Introduced with ARC700 4.10: New Features
257 Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
258 Shared Address Spaces (SASID)
259
260endchoice
261
262
263choice
264 prompt "MMU Page Size"
265 default ARC_PAGE_SIZE_8K
266
267config ARC_PAGE_SIZE_8K
268 bool "8KB"
269 help
270 Choose between 8k vs 16k
271
272config ARC_PAGE_SIZE_16K
273 bool "16KB"
274 depends on ARC_MMU_V3
275
276config ARC_PAGE_SIZE_4K
277 bool "4KB"
278 depends on ARC_MMU_V3
279
280endchoice
281
Vineet Gupta4788a592013-01-18 15:12:22 +0530282config ARC_COMPACT_IRQ_LEVELS
283 bool "ARCompact IRQ Priorities: High(2)/Low(1)"
284 default n
285 # Timer HAS to be high priority, for any other high priority config
286 select ARC_IRQ3_LV2
Vineet Gupta41195d22013-01-18 15:12:23 +0530287 # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy
288 depends on !SMP || ARC_HAS_REENTRANT_IRQ_LV2
Vineet Gupta4788a592013-01-18 15:12:22 +0530289
290if ARC_COMPACT_IRQ_LEVELS
291
292config ARC_IRQ3_LV2
293 bool
294
295config ARC_IRQ5_LV2
296 bool
297
298config ARC_IRQ6_LV2
299 bool
300
301endif
302
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530303config ARC_FPU_SAVE_RESTORE
304 bool "Enable FPU state persistence across context switch"
305 default n
306 help
307 Double Precision Floating Point unit had dedictaed regs which
308 need to be saved/restored across context-switch.
309 Note that ARC FPU is overly simplistic, unlike say x86, which has
310 hardware pieces to allow software to conditionally save/restore,
311 based on actual usage of FPU by a task. Thus our implemn does
312 this for all tasks in system.
313
314menuconfig ARC_CPU_REL_4_10
315 bool "Enable support for Rel 4.10 features"
316 default n
317 help
318 -ARC770 (and dependent features) enabled
319 -ARC750 also shares some of the new features with 770
320
321config ARC_HAS_LLSC
322 bool "Insn: LLOCK/SCOND (efficient atomic ops)"
323 default y
324 depends on ARC_CPU_770
325 # if SMP, enable LLSC ONLY if ARC implementation has coherent atomics
326 depends on !SMP || ARC_HAS_COH_LLSC
327
328config ARC_HAS_SWAPE
329 bool "Insn: SWAPE (endian-swap)"
330 default y
331 depends on ARC_CPU_REL_4_10
332
333config ARC_HAS_RTSC
334 bool "Insn: RTSC (64-bit r/o cycle counter)"
335 default y
336 depends on ARC_CPU_REL_4_10
Vineet Gupta41195d22013-01-18 15:12:23 +0530337 # if SMP, enable RTSC only if counter is coherent across cores
338 depends on !SMP || ARC_HAS_COH_RTSC
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530339
340endmenu # "ARC CPU Configuration"
341
342menu "Platform Board Configuration"
343
344source "arch/arc/plat-arcfpga/Kconfig"
345
346#New platform adds here
347
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530348config LINUX_LINK_BASE
349 hex "Linux Link Address"
350 default "0x80000000"
351 help
352 ARC700 divides the 32 bit phy address space into two equal halves
353 -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU
354 -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel
355 Typically Linux kernel is linked at the start of untransalted addr,
356 hence the default value of 0x8zs.
357 However some customers have peripherals mapped at this addr, so
358 Linux needs to be scooted a bit.
359 If you don't know what the above means, leave this setting alone.
360
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530361endmenu # "Platform Board Configuration"
362
Vineet Gupta080c3742013-02-11 19:52:57 +0530363config ARC_CURR_IN_REG
364 bool "Dedicate Register r25 for current_task pointer"
365 default y
366 help
367 This reserved Register R25 to point to Current Task in
368 kernel mode. This saves memory access for each such access
369
Vineet Gupta2e651ea2013-01-23 16:30:36 +0530370
371config ARC_MISALIGN_ACCESS
372 bool "Emulate unaligned memory access (userspace only)"
373 default N
374 select SYSCTL_ARCH_UNALIGN_NO_WARN
375 select SYSCTL_ARCH_UNALIGN_ALLOW
376 help
377 This enables misaligned 16 & 32 bit memory access from user space.
378 Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide
379 potential bugs in code
380
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530381config ARC_STACK_NONEXEC
382 bool "Make stack non-executable"
383 default n
384 help
385 To disable the execute permissions of stack/heap of processes
386 which are enabled by default.
387
388config HZ
389 int "Timer Frequency"
390 default 100
391
392menuconfig ARC_DBG
393 bool "ARC debugging"
394 default y
395
Vineet Gupta854a0d92013-01-22 17:03:19 +0530396config ARC_DW2_UNWIND
397 bool "Enable DWARF specific kernel stack unwind"
398 depends on ARC_DBG
399 default y
400 select KALLSYMS
401 help
402 Compiles the kernel with DWARF unwind information and can be used
403 to get stack backtraces.
404
405 If you say Y here the resulting kernel image will be slightly larger
406 but not slower, and it will give very useful debugging information.
407 If you don't debug the kernel, you can say N, but we may not be able
408 to solve problems without frame unwind information
409
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530410config ARC_DBG_TLB_PARANOIA
411 bool "Paranoia Checks in Low Level TLB Handlers"
Mischa Jonkerf46121b2013-01-18 15:12:24 +0530412 depends on ARC_DBG
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530413 default n
414
415config ARC_DBG_TLB_MISS_COUNT
416 bool "Profile TLB Misses"
417 default n
418 select DEBUG_FS
419 depends on ARC_DBG
420 help
421 Counts number of I and D TLB Misses and exports them via Debugfs
422 The counters can be cleared via Debugfs as well
423
424config CMDLINE
425 string "Kernel command line to built-in"
426 default "print-fatal-signals=1"
427 help
428 The default command line which will be appended to the optional
429 u-boot provided command line (see below)
430
431config CMDLINE_UBOOT
432 bool "Support U-boot kernel command line passing"
433 default n
434 help
435 If you are using U-boot (www.denx.de) and wish to pass the kernel
436 command line from the U-boot environment to the Linux kernel then
437 switch this option on.
438 ARC U-boot will setup the cmdline in RAM/flash and set r2 to point
439 to it. kernel startup code will copy the string into cmdline buffer
440 and also append CONFIG_CMDLINE.
441
Vineet Gupta999159a2013-01-22 17:00:52 +0530442config ARC_BUILTIN_DTB_NAME
443 string "Built in DTB"
444 help
445 Set the name of the DTB to embed in the vmlinux binary
446 Leaving it blank selects the minimal "skeleton" dtb
447
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530448source "kernel/Kconfig.preempt"
449
450endmenu # "ARC Architecture Configuration"
451
452source "mm/Kconfig"
453source "net/Kconfig"
454source "drivers/Kconfig"
455source "fs/Kconfig"
456source "arch/arc/Kconfig.debug"
457source "security/Kconfig"
458source "crypto/Kconfig"
459source "lib/Kconfig"