blob: e93f8bf6d3386659e175e1248adfea8178982bf4 [file] [log] [blame]
Ben Dooksa21765a2007-02-11 18:31:01 +01001/* linux/arch/arm/plat-s3c24xx/devs.c
Linus Torvalds1da177e2005-04-16 15:20:36 -07002 *
3 * Copyright (c) 2004 Simtec Electronics
Ben Dooks916a0022006-09-06 19:03:21 +01004 * Ben Dooks <ben@simtec.co.uk>
Linus Torvalds1da177e2005-04-16 15:20:36 -07005 *
Ben Dooks916a0022006-09-06 19:03:21 +01006 * Base S3C24XX platform device definitions
Linus Torvalds1da177e2005-04-16 15:20:36 -07007 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
Linus Torvalds1da177e2005-04-16 15:20:36 -070012*/
13
14#include <linux/kernel.h>
15#include <linux/types.h>
16#include <linux/interrupt.h>
17#include <linux/list.h>
18#include <linux/timer.h>
19#include <linux/init.h>
Ben Dooksb6d1f542006-12-17 23:22:26 +010020#include <linux/serial_core.h>
Russell Kingd052d1b2005-10-29 19:07:23 +010021#include <linux/platform_device.h>
Russell Kingfced80c2008-09-06 12:10:45 +010022#include <linux/io.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070023
24#include <asm/mach/arch.h>
25#include <asm/mach/map.h>
26#include <asm/mach/irq.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010027#include <mach/fb.h>
28#include <mach/hardware.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070029#include <asm/irq.h>
30
Ben Dooksa2b7ba92008-10-07 22:26:09 +010031#include <plat/regs-serial.h>
Ben Dooks06cfa552007-07-22 16:23:02 +010032#include <asm/plat-s3c24xx/udc.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070033
Ben Dooksa2b7ba92008-10-07 22:26:09 +010034#include <plat/devs.h>
35#include <plat/cpu.h>
Ben Dooks06cfa552007-07-22 16:23:02 +010036#include <asm/plat-s3c24xx/regs-spi.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070037
38/* Serial port registrations */
39
Ben Dooks66a9b492006-06-18 23:04:05 +010040static struct resource s3c2410_uart0_resource[] = {
41 [0] = {
42 .start = S3C2410_PA_UART0,
43 .end = S3C2410_PA_UART0 + 0x3fff,
44 .flags = IORESOURCE_MEM,
45 },
46 [1] = {
47 .start = IRQ_S3CUART_RX0,
48 .end = IRQ_S3CUART_ERR0,
49 .flags = IORESOURCE_IRQ,
50 }
51};
52
53static struct resource s3c2410_uart1_resource[] = {
54 [0] = {
55 .start = S3C2410_PA_UART1,
56 .end = S3C2410_PA_UART1 + 0x3fff,
57 .flags = IORESOURCE_MEM,
58 },
59 [1] = {
60 .start = IRQ_S3CUART_RX1,
61 .end = IRQ_S3CUART_ERR1,
62 .flags = IORESOURCE_IRQ,
63 }
64};
65
66static struct resource s3c2410_uart2_resource[] = {
67 [0] = {
68 .start = S3C2410_PA_UART2,
69 .end = S3C2410_PA_UART2 + 0x3fff,
70 .flags = IORESOURCE_MEM,
71 },
72 [1] = {
73 .start = IRQ_S3CUART_RX2,
74 .end = IRQ_S3CUART_ERR2,
75 .flags = IORESOURCE_IRQ,
76 }
77};
78
79struct s3c24xx_uart_resources s3c2410_uart_resources[] __initdata = {
80 [0] = {
81 .resources = s3c2410_uart0_resource,
82 .nr_resources = ARRAY_SIZE(s3c2410_uart0_resource),
83 },
84 [1] = {
85 .resources = s3c2410_uart1_resource,
86 .nr_resources = ARRAY_SIZE(s3c2410_uart1_resource),
87 },
88 [2] = {
89 .resources = s3c2410_uart2_resource,
90 .nr_resources = ARRAY_SIZE(s3c2410_uart2_resource),
91 },
92};
93
94/* yart devices */
95
96static struct platform_device s3c24xx_uart_device0 = {
97 .id = 0,
98};
99
100static struct platform_device s3c24xx_uart_device1 = {
101 .id = 1,
102};
103
104static struct platform_device s3c24xx_uart_device2 = {
105 .id = 2,
106};
107
108struct platform_device *s3c24xx_uart_src[3] = {
109 &s3c24xx_uart_device0,
110 &s3c24xx_uart_device1,
111 &s3c24xx_uart_device2,
112};
113
114struct platform_device *s3c24xx_uart_devs[3] = {
115};
Linus Torvalds1da177e2005-04-16 15:20:36 -0700116
117/* USB Host Controller */
118
119static struct resource s3c_usb_resource[] = {
120 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000121 .start = S3C24XX_PA_USBHOST,
122 .end = S3C24XX_PA_USBHOST + S3C24XX_SZ_USBHOST - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700123 .flags = IORESOURCE_MEM,
124 },
125 [1] = {
126 .start = IRQ_USBH,
127 .end = IRQ_USBH,
128 .flags = IORESOURCE_IRQ,
129 }
130};
131
132static u64 s3c_device_usb_dmamask = 0xffffffffUL;
133
134struct platform_device s3c_device_usb = {
135 .name = "s3c2410-ohci",
136 .id = -1,
137 .num_resources = ARRAY_SIZE(s3c_usb_resource),
138 .resource = s3c_usb_resource,
139 .dev = {
140 .dma_mask = &s3c_device_usb_dmamask,
141 .coherent_dma_mask = 0xffffffffUL
142 }
143};
144
145EXPORT_SYMBOL(s3c_device_usb);
146
147/* LCD Controller */
148
149static struct resource s3c_lcd_resource[] = {
150 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000151 .start = S3C24XX_PA_LCD,
152 .end = S3C24XX_PA_LCD + S3C24XX_SZ_LCD - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153 .flags = IORESOURCE_MEM,
154 },
155 [1] = {
156 .start = IRQ_LCD,
157 .end = IRQ_LCD,
158 .flags = IORESOURCE_IRQ,
159 }
160
161};
162
163static u64 s3c_device_lcd_dmamask = 0xffffffffUL;
164
165struct platform_device s3c_device_lcd = {
166 .name = "s3c2410-lcd",
167 .id = -1,
168 .num_resources = ARRAY_SIZE(s3c_lcd_resource),
169 .resource = s3c_lcd_resource,
170 .dev = {
Ben Dooks6904b242005-06-29 11:09:15 +0100171 .dma_mask = &s3c_device_lcd_dmamask,
172 .coherent_dma_mask = 0xffffffffUL
Linus Torvalds1da177e2005-04-16 15:20:36 -0700173 }
174};
175
176EXPORT_SYMBOL(s3c_device_lcd);
177
Ben Dooks893b0302005-10-28 15:31:45 +0100178void __init s3c24xx_fb_set_platdata(struct s3c2410fb_mach_info *pd)
Arnaud Patardf92273c2005-09-09 13:10:10 -0700179{
Ben Dooks893b0302005-10-28 15:31:45 +0100180 struct s3c2410fb_mach_info *npd;
181
182 npd = kmalloc(sizeof(*npd), GFP_KERNEL);
183 if (npd) {
184 memcpy(npd, pd, sizeof(*npd));
185 s3c_device_lcd.dev.platform_data = npd;
186 } else {
187 printk(KERN_ERR "no memory for LCD platform data\n");
188 }
Arnaud Patardf92273c2005-09-09 13:10:10 -0700189}
Arnaud Patardf92273c2005-09-09 13:10:10 -0700190
Linus Torvalds1da177e2005-04-16 15:20:36 -0700191/* NAND Controller */
192
193static struct resource s3c_nand_resource[] = {
194 [0] = {
195 .start = S3C2410_PA_NAND,
Ben Dooksa0e0adb2005-10-28 15:26:42 +0100196 .end = S3C2410_PA_NAND + S3C24XX_SZ_NAND - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700197 .flags = IORESOURCE_MEM,
198 }
199};
200
201struct platform_device s3c_device_nand = {
202 .name = "s3c2410-nand",
203 .id = -1,
204 .num_resources = ARRAY_SIZE(s3c_nand_resource),
205 .resource = s3c_nand_resource,
206};
207
208EXPORT_SYMBOL(s3c_device_nand);
209
210/* USB Device (Gadget)*/
211
212static struct resource s3c_usbgadget_resource[] = {
213 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000214 .start = S3C24XX_PA_USBDEV,
215 .end = S3C24XX_PA_USBDEV + S3C24XX_SZ_USBDEV - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700216 .flags = IORESOURCE_MEM,
217 },
218 [1] = {
219 .start = IRQ_USBD,
220 .end = IRQ_USBD,
221 .flags = IORESOURCE_IRQ,
222 }
223
224};
225
226struct platform_device s3c_device_usbgadget = {
227 .name = "s3c2410-usbgadget",
228 .id = -1,
229 .num_resources = ARRAY_SIZE(s3c_usbgadget_resource),
230 .resource = s3c_usbgadget_resource,
231};
232
233EXPORT_SYMBOL(s3c_device_usbgadget);
234
Arnaud Patard0dcfc322007-02-13 00:18:33 +0100235void __init s3c24xx_udc_set_platdata(struct s3c2410_udc_mach_info *pd)
236{
237 struct s3c2410_udc_mach_info *npd;
238
239 npd = kmalloc(sizeof(*npd), GFP_KERNEL);
240 if (npd) {
241 memcpy(npd, pd, sizeof(*npd));
242 s3c_device_usbgadget.dev.platform_data = npd;
243 } else {
244 printk(KERN_ERR "no memory for udc platform data\n");
245 }
246}
247
248
Linus Torvalds1da177e2005-04-16 15:20:36 -0700249/* Watchdog */
250
251static struct resource s3c_wdt_resource[] = {
252 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000253 .start = S3C24XX_PA_WATCHDOG,
254 .end = S3C24XX_PA_WATCHDOG + S3C24XX_SZ_WATCHDOG - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700255 .flags = IORESOURCE_MEM,
256 },
257 [1] = {
258 .start = IRQ_WDT,
259 .end = IRQ_WDT,
260 .flags = IORESOURCE_IRQ,
261 }
262
263};
264
265struct platform_device s3c_device_wdt = {
266 .name = "s3c2410-wdt",
267 .id = -1,
268 .num_resources = ARRAY_SIZE(s3c_wdt_resource),
269 .resource = s3c_wdt_resource,
270};
271
272EXPORT_SYMBOL(s3c_device_wdt);
273
274/* I2C */
275
276static struct resource s3c_i2c_resource[] = {
277 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000278 .start = S3C24XX_PA_IIC,
279 .end = S3C24XX_PA_IIC + S3C24XX_SZ_IIC - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700280 .flags = IORESOURCE_MEM,
281 },
282 [1] = {
283 .start = IRQ_IIC,
284 .end = IRQ_IIC,
285 .flags = IORESOURCE_IRQ,
286 }
287
288};
289
290struct platform_device s3c_device_i2c = {
291 .name = "s3c2410-i2c",
292 .id = -1,
293 .num_resources = ARRAY_SIZE(s3c_i2c_resource),
294 .resource = s3c_i2c_resource,
295};
296
297EXPORT_SYMBOL(s3c_device_i2c);
298
299/* IIS */
300
301static struct resource s3c_iis_resource[] = {
302 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000303 .start = S3C24XX_PA_IIS,
304 .end = S3C24XX_PA_IIS + S3C24XX_SZ_IIS -1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700305 .flags = IORESOURCE_MEM,
306 }
307};
308
309static u64 s3c_device_iis_dmamask = 0xffffffffUL;
310
311struct platform_device s3c_device_iis = {
312 .name = "s3c2410-iis",
313 .id = -1,
314 .num_resources = ARRAY_SIZE(s3c_iis_resource),
315 .resource = s3c_iis_resource,
316 .dev = {
317 .dma_mask = &s3c_device_iis_dmamask,
318 .coherent_dma_mask = 0xffffffffUL
319 }
320};
321
322EXPORT_SYMBOL(s3c_device_iis);
323
324/* RTC */
325
326static struct resource s3c_rtc_resource[] = {
327 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000328 .start = S3C24XX_PA_RTC,
329 .end = S3C24XX_PA_RTC + 0xff,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700330 .flags = IORESOURCE_MEM,
331 },
332 [1] = {
333 .start = IRQ_RTC,
334 .end = IRQ_RTC,
335 .flags = IORESOURCE_IRQ,
336 },
337 [2] = {
338 .start = IRQ_TICK,
339 .end = IRQ_TICK,
340 .flags = IORESOURCE_IRQ
341 }
342};
343
344struct platform_device s3c_device_rtc = {
345 .name = "s3c2410-rtc",
346 .id = -1,
347 .num_resources = ARRAY_SIZE(s3c_rtc_resource),
348 .resource = s3c_rtc_resource,
349};
350
351EXPORT_SYMBOL(s3c_device_rtc);
352
353/* ADC */
354
355static struct resource s3c_adc_resource[] = {
356 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000357 .start = S3C24XX_PA_ADC,
358 .end = S3C24XX_PA_ADC + S3C24XX_SZ_ADC - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700359 .flags = IORESOURCE_MEM,
360 },
361 [1] = {
362 .start = IRQ_TC,
Ben Dooks083d06e2006-02-08 22:03:31 +0000363 .end = IRQ_TC,
364 .flags = IORESOURCE_IRQ,
365 },
366 [2] = {
367 .start = IRQ_ADC,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700368 .end = IRQ_ADC,
369 .flags = IORESOURCE_IRQ,
370 }
371
372};
373
374struct platform_device s3c_device_adc = {
375 .name = "s3c2410-adc",
376 .id = -1,
377 .num_resources = ARRAY_SIZE(s3c_adc_resource),
378 .resource = s3c_adc_resource,
379};
380
381/* SDI */
382
383static struct resource s3c_sdi_resource[] = {
384 [0] = {
385 .start = S3C2410_PA_SDI,
Ben Dooksa0e0adb2005-10-28 15:26:42 +0100386 .end = S3C2410_PA_SDI + S3C24XX_SZ_SDI - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700387 .flags = IORESOURCE_MEM,
388 },
389 [1] = {
390 .start = IRQ_SDI,
391 .end = IRQ_SDI,
392 .flags = IORESOURCE_IRQ,
393 }
394
395};
396
397struct platform_device s3c_device_sdi = {
398 .name = "s3c2410-sdi",
399 .id = -1,
400 .num_resources = ARRAY_SIZE(s3c_sdi_resource),
401 .resource = s3c_sdi_resource,
402};
403
404EXPORT_SYMBOL(s3c_device_sdi);
405
Ben Dooks69e9c932007-05-20 18:13:32 +0100406/* High-speed MMC/SD */
407
408static struct resource s3c_hsmmc_resource[] = {
409 [0] = {
410 .start = S3C2443_PA_HSMMC,
411 .end = S3C2443_PA_HSMMC + S3C2443_SZ_HSMMC - 1,
412 .flags = IORESOURCE_MEM,
413 },
414 [1] = {
415 .start = IRQ_S3C2443_HSMMC,
416 .end = IRQ_S3C2443_HSMMC,
417 .flags = IORESOURCE_IRQ,
418 }
419};
420
421static u64 s3c_device_hsmmc_dmamask = 0xffffffffUL;
422
423struct platform_device s3c_device_hsmmc = {
424 .name = "s3c-sdhci",
425 .id = -1,
426 .num_resources = ARRAY_SIZE(s3c_hsmmc_resource),
427 .resource = s3c_hsmmc_resource,
428 .dev = {
429 .dma_mask = &s3c_device_hsmmc_dmamask,
430 .coherent_dma_mask = 0xffffffffUL
431 }
432};
433
434
435
Linus Torvalds1da177e2005-04-16 15:20:36 -0700436/* SPI (0) */
437
438static struct resource s3c_spi0_resource[] = {
439 [0] = {
Lucas Correia Villa Real0367a8d2006-01-26 15:20:50 +0000440 .start = S3C24XX_PA_SPI,
441 .end = S3C24XX_PA_SPI + 0x1f,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700442 .flags = IORESOURCE_MEM,
443 },
444 [1] = {
445 .start = IRQ_SPI0,
446 .end = IRQ_SPI0,
447 .flags = IORESOURCE_IRQ,
448 }
449
450};
451
Albrecht Dreß66be0c32006-03-15 16:03:05 +0000452static u64 s3c_device_spi0_dmamask = 0xffffffffUL;
453
Linus Torvalds1da177e2005-04-16 15:20:36 -0700454struct platform_device s3c_device_spi0 = {
455 .name = "s3c2410-spi",
456 .id = 0,
457 .num_resources = ARRAY_SIZE(s3c_spi0_resource),
458 .resource = s3c_spi0_resource,
Albrecht Dreß66be0c32006-03-15 16:03:05 +0000459 .dev = {
460 .dma_mask = &s3c_device_spi0_dmamask,
461 .coherent_dma_mask = 0xffffffffUL
462 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700463};
464
465EXPORT_SYMBOL(s3c_device_spi0);
466
467/* SPI (1) */
468
469static struct resource s3c_spi1_resource[] = {
470 [0] = {
Sandeep Sanjay Patile9033822007-05-16 10:51:45 +0100471 .start = S3C24XX_PA_SPI + S3C2410_SPI1,
472 .end = S3C24XX_PA_SPI + S3C2410_SPI1 + 0x1f,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700473 .flags = IORESOURCE_MEM,
474 },
475 [1] = {
476 .start = IRQ_SPI1,
477 .end = IRQ_SPI1,
478 .flags = IORESOURCE_IRQ,
479 }
480
481};
482
Albrecht Dreß66be0c32006-03-15 16:03:05 +0000483static u64 s3c_device_spi1_dmamask = 0xffffffffUL;
484
Linus Torvalds1da177e2005-04-16 15:20:36 -0700485struct platform_device s3c_device_spi1 = {
486 .name = "s3c2410-spi",
487 .id = 1,
488 .num_resources = ARRAY_SIZE(s3c_spi1_resource),
489 .resource = s3c_spi1_resource,
Albrecht Dreß66be0c32006-03-15 16:03:05 +0000490 .dev = {
491 .dma_mask = &s3c_device_spi1_dmamask,
492 .coherent_dma_mask = 0xffffffffUL
493 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700494};
495
496EXPORT_SYMBOL(s3c_device_spi1);
497
Linus Torvalds1da177e2005-04-16 15:20:36 -0700498#ifdef CONFIG_CPU_S3C2440
499
500/* Camif Controller */
501
502static struct resource s3c_camif_resource[] = {
503 [0] = {
504 .start = S3C2440_PA_CAMIF,
Ben Dooksa0e0adb2005-10-28 15:26:42 +0100505 .end = S3C2440_PA_CAMIF + S3C2440_SZ_CAMIF - 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700506 .flags = IORESOURCE_MEM,
507 },
508 [1] = {
509 .start = IRQ_CAM,
510 .end = IRQ_CAM,
511 .flags = IORESOURCE_IRQ,
512 }
513
514};
515
516static u64 s3c_device_camif_dmamask = 0xffffffffUL;
517
518struct platform_device s3c_device_camif = {
519 .name = "s3c2440-camif",
520 .id = -1,
521 .num_resources = ARRAY_SIZE(s3c_camif_resource),
522 .resource = s3c_camif_resource,
523 .dev = {
524 .dma_mask = &s3c_device_camif_dmamask,
525 .coherent_dma_mask = 0xffffffffUL
526 }
527};
528
529EXPORT_SYMBOL(s3c_device_camif);
530
531#endif // CONFIG_CPU_S32440