blob: 6d03ba42ab230cd360e4ec38220397bdd5119197 [file] [log] [blame]
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -07001/*
2 * pci_regs.h
3 *
4 * PCI standard defines
5 * Copyright 1994, Drew Eckhardt
6 * Copyright 1997--1999 Martin Mares <mj@ucw.cz>
7 *
8 * For more information, please consult the following manuals (look at
9 * http://www.pcisig.com/ for how to get them):
10 *
11 * PCI BIOS Specification
12 * PCI Local Bus Specification
13 * PCI to PCI Bridge Specification
14 * PCI System Design Guide
Eric W. Biedermane78d0162006-10-04 02:16:54 -070015 *
Bjorn Helgaasf7625982013-11-14 11:28:18 -070016 * For HyperTransport information, please consult the following manuals
17 * from http://www.hypertransport.org
Eric W. Biedermane78d0162006-10-04 02:16:54 -070018 *
Bjorn Helgaasf7625982013-11-14 11:28:18 -070019 * The HyperTransport I/O Link Specification
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -070020 */
21
22#ifndef LINUX_PCI_REGS_H
23#define LINUX_PCI_REGS_H
24
25/*
26 * Under PCI, each device has 256 bytes of configuration address space,
27 * of which the first 64 bytes are standardized as follows:
28 */
Alex Williamsona0dee2e2012-06-11 05:27:45 +000029#define PCI_STD_HEADER_SIZEOF 64
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -070030#define PCI_VENDOR_ID 0x00 /* 16 bits */
31#define PCI_DEVICE_ID 0x02 /* 16 bits */
32#define PCI_COMMAND 0x04 /* 16 bits */
33#define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */
34#define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */
35#define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */
36#define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */
37#define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */
38#define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */
39#define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */
Bjorn Helgaasf7625982013-11-14 11:28:18 -070040#define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -070041#define PCI_COMMAND_SERR 0x100 /* Enable SERR */
42#define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */
43#define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */
44
45#define PCI_STATUS 0x06 /* 16 bits */
Michael S. Tsirkinccb86a62009-07-20 10:29:34 +030046#define PCI_STATUS_INTERRUPT 0x08 /* Interrupt status */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -070047#define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */
Bjorn Helgaasf7625982013-11-14 11:28:18 -070048#define PCI_STATUS_66MHZ 0x20 /* Support 66 MHz PCI 2.1 bus */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -070049#define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */
50#define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */
51#define PCI_STATUS_PARITY 0x100 /* Detected parity error */
52#define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */
53#define PCI_STATUS_DEVSEL_FAST 0x000
54#define PCI_STATUS_DEVSEL_MEDIUM 0x200
55#define PCI_STATUS_DEVSEL_SLOW 0x400
56#define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */
57#define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */
58#define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */
59#define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */
60#define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */
61
62#define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 revision */
63#define PCI_REVISION_ID 0x08 /* Revision ID */
64#define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */
65#define PCI_CLASS_DEVICE 0x0a /* Device class */
66
67#define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */
68#define PCI_LATENCY_TIMER 0x0d /* 8 bits */
69#define PCI_HEADER_TYPE 0x0e /* 8 bits */
70#define PCI_HEADER_TYPE_NORMAL 0
71#define PCI_HEADER_TYPE_BRIDGE 1
72#define PCI_HEADER_TYPE_CARDBUS 2
73
74#define PCI_BIST 0x0f /* 8 bits */
75#define PCI_BIST_CODE_MASK 0x0f /* Return result */
76#define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */
77#define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */
78
79/*
80 * Base addresses specify locations in memory or I/O space.
81 * Decoded size can be determined by writing a value of
82 * 0xffffffff to the register, and reading it back. Only
83 * 1 bits are decoded.
84 */
85#define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */
86#define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */
87#define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */
88#define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */
89#define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */
90#define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */
91#define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */
92#define PCI_BASE_ADDRESS_SPACE_IO 0x01
93#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
94#define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06
95#define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */
96#define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */
97#define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */
98#define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */
99#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL)
100#define PCI_BASE_ADDRESS_IO_MASK (~0x03UL)
101/* bit 1 is reserved if address_space = 1 */
102
103/* Header type 0 (normal devices) */
104#define PCI_CARDBUS_CIS 0x28
105#define PCI_SUBSYSTEM_VENDOR_ID 0x2c
106#define PCI_SUBSYSTEM_ID 0x2e
107#define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */
108#define PCI_ROM_ADDRESS_ENABLE 0x01
109#define PCI_ROM_ADDRESS_MASK (~0x7ffUL)
110
111#define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */
112
113/* 0x35-0x3b are reserved */
114#define PCI_INTERRUPT_LINE 0x3c /* 8 bits */
115#define PCI_INTERRUPT_PIN 0x3d /* 8 bits */
116#define PCI_MIN_GNT 0x3e /* 8 bits */
117#define PCI_MAX_LAT 0x3f /* 8 bits */
118
119/* Header type 1 (PCI-to-PCI bridges) */
120#define PCI_PRIMARY_BUS 0x18 /* Primary bus number */
121#define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */
122#define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */
123#define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */
124#define PCI_IO_BASE 0x1c /* I/O range behind the bridge */
125#define PCI_IO_LIMIT 0x1d
126#define PCI_IO_RANGE_TYPE_MASK 0x0fUL /* I/O bridging type */
127#define PCI_IO_RANGE_TYPE_16 0x00
128#define PCI_IO_RANGE_TYPE_32 0x01
Bjorn Helgaas2b28ae12012-07-09 13:38:57 -0600129#define PCI_IO_RANGE_MASK (~0x0fUL) /* Standard 4K I/O windows */
130#define PCI_IO_1K_RANGE_MASK (~0x03UL) /* Intel 1K I/O windows */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700131#define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */
132#define PCI_MEMORY_BASE 0x20 /* Memory range behind */
133#define PCI_MEMORY_LIMIT 0x22
134#define PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL
135#define PCI_MEMORY_RANGE_MASK (~0x0fUL)
136#define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */
137#define PCI_PREF_MEMORY_LIMIT 0x26
138#define PCI_PREF_RANGE_TYPE_MASK 0x0fUL
139#define PCI_PREF_RANGE_TYPE_32 0x00
140#define PCI_PREF_RANGE_TYPE_64 0x01
141#define PCI_PREF_RANGE_MASK (~0x0fUL)
142#define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */
143#define PCI_PREF_LIMIT_UPPER32 0x2c
144#define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */
145#define PCI_IO_LIMIT_UPPER16 0x32
146/* 0x34 same as for htype 0 */
147/* 0x35-0x3b is reserved */
148#define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */
149/* 0x3c-0x3d are same as for htype 0 */
150#define PCI_BRIDGE_CONTROL 0x3e
151#define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */
152#define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */
Gary Hade11949252007-10-08 16:24:16 -0700153#define PCI_BRIDGE_CTL_ISA 0x04 /* Enable ISA mode */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700154#define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */
155#define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */
156#define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */
157#define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */
158
159/* Header type 2 (CardBus bridges) */
160#define PCI_CB_CAPABILITY_LIST 0x14
161/* 0x15 reserved */
162#define PCI_CB_SEC_STATUS 0x16 /* Secondary status */
163#define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */
164#define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */
165#define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */
166#define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */
167#define PCI_CB_MEMORY_BASE_0 0x1c
168#define PCI_CB_MEMORY_LIMIT_0 0x20
169#define PCI_CB_MEMORY_BASE_1 0x24
170#define PCI_CB_MEMORY_LIMIT_1 0x28
171#define PCI_CB_IO_BASE_0 0x2c
172#define PCI_CB_IO_BASE_0_HI 0x2e
173#define PCI_CB_IO_LIMIT_0 0x30
174#define PCI_CB_IO_LIMIT_0_HI 0x32
175#define PCI_CB_IO_BASE_1 0x34
176#define PCI_CB_IO_BASE_1_HI 0x36
177#define PCI_CB_IO_LIMIT_1 0x38
178#define PCI_CB_IO_LIMIT_1_HI 0x3a
179#define PCI_CB_IO_RANGE_MASK (~0x03UL)
180/* 0x3c-0x3d are same as for htype 0 */
181#define PCI_CB_BRIDGE_CONTROL 0x3e
182#define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */
183#define PCI_CB_BRIDGE_CTL_SERR 0x02
184#define PCI_CB_BRIDGE_CTL_ISA 0x04
185#define PCI_CB_BRIDGE_CTL_VGA 0x08
186#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20
187#define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */
188#define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */
189#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */
190#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200
191#define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400
192#define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40
193#define PCI_CB_SUBSYSTEM_ID 0x42
194#define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */
195/* 0x48-0x7f reserved */
196
197/* Capability lists */
198
199#define PCI_CAP_LIST_ID 0 /* Capability ID */
200#define PCI_CAP_ID_PM 0x01 /* Power Management */
201#define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */
202#define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
203#define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */
204#define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */
205#define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */
206#define PCI_CAP_ID_PCIX 0x07 /* PCI-X */
Brice Goglin46ff3462006-08-31 01:55:24 -0400207#define PCI_CAP_ID_HT 0x08 /* HyperTransport */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700208#define PCI_CAP_ID_VNDR 0x09 /* Vendor-Specific */
Alex Chiang9f672152007-08-21 17:49:07 -0600209#define PCI_CAP_ID_DBG 0x0A /* Debug port */
210#define PCI_CAP_ID_CCRC 0x0B /* CompactPCI Central Resource Control */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700211#define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */
Alex Chiang9f672152007-08-21 17:49:07 -0600212#define PCI_CAP_ID_SSVID 0x0D /* Bridge subsystem vendor/device ID */
213#define PCI_CAP_ID_AGP3 0x0E /* AGP Target PCI-PCI bridge */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000214#define PCI_CAP_ID_SECDEV 0x0F /* Secure Device */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700215#define PCI_CAP_ID_EXP 0x10 /* PCI Express */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700216#define PCI_CAP_ID_MSIX 0x11 /* MSI-X */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000217#define PCI_CAP_ID_SATA 0x12 /* SATA Data/Index Conf. */
Sheng Yangf7b7baa2008-11-11 17:17:46 +0800218#define PCI_CAP_ID_AF 0x13 /* PCI Advanced Features */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000219#define PCI_CAP_ID_MAX PCI_CAP_ID_AF
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700220#define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
221#define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */
222#define PCI_CAP_SIZEOF 4
223
224/* Power Management Registers */
225
226#define PCI_PM_PMC 2 /* PM Capabilities Register */
227#define PCI_PM_CAP_VER_MASK 0x0007 /* Version */
228#define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */
229#define PCI_PM_CAP_RESERVED 0x0010 /* Reserved field */
230#define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */
Lucas De Marchi25985ed2011-03-30 22:57:33 -0300231#define PCI_PM_CAP_AUX_POWER 0x01C0 /* Auxiliary power support mask */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700232#define PCI_PM_CAP_D1 0x0200 /* D1 power state support */
233#define PCI_PM_CAP_D2 0x0400 /* D2 power state support */
234#define PCI_PM_CAP_PME 0x0800 /* PME pin supported */
235#define PCI_PM_CAP_PME_MASK 0xF800 /* PME Mask of all supported states */
236#define PCI_PM_CAP_PME_D0 0x0800 /* PME# from D0 */
237#define PCI_PM_CAP_PME_D1 0x1000 /* PME# from D1 */
238#define PCI_PM_CAP_PME_D2 0x2000 /* PME# from D2 */
239#define PCI_PM_CAP_PME_D3 0x4000 /* PME# from D3 (hot) */
240#define PCI_PM_CAP_PME_D3cold 0x8000 /* PME# from D3 (cold) */
Rafael J. Wysocki337001b2008-07-07 03:36:24 +0200241#define PCI_PM_CAP_PME_SHIFT 11 /* Start of the PME Mask in PMC */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700242#define PCI_PM_CTRL 4 /* PM control and status register */
243#define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
Yu Zhao998dd7c2009-02-25 13:15:52 +0800244#define PCI_PM_CTRL_NO_SOFT_RESET 0x0008 /* No reset for D3hot->D0 */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700245#define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
246#define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
247#define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
248#define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
249#define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */
250#define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */
251#define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */
252#define PCI_PM_DATA_REGISTER 7 /* (??) */
253#define PCI_PM_SIZEOF 8
254
255/* AGP registers */
256
257#define PCI_AGP_VERSION 2 /* BCD version number */
258#define PCI_AGP_RFU 3 /* Rest of capability flags */
259#define PCI_AGP_STATUS 4 /* Status register */
260#define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */
261#define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */
262#define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */
263#define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */
264#define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */
265#define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */
266#define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */
267#define PCI_AGP_COMMAND 8 /* Control register */
268#define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */
269#define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */
270#define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700271#define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */
272#define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700273#define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */
274#define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 2x rate */
275#define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 1x rate */
276#define PCI_AGP_SIZEOF 12
277
278/* Vital Product Data */
279
280#define PCI_VPD_ADDR 2 /* Address to access (15 bits!) */
281#define PCI_VPD_ADDR_MASK 0x7fff /* Address mask */
282#define PCI_VPD_ADDR_F 0x8000 /* Write 0, 1 indicates completion */
283#define PCI_VPD_DATA 4 /* 32-bits of data returned here */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000284#define PCI_CAP_VPD_SIZEOF 8
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700285
286/* Slot Identification */
287
288#define PCI_SID_ESR 2 /* Expansion Slot Register */
289#define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */
290#define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */
291#define PCI_SID_CHASSIS_NR 3 /* Chassis Number */
292
293/* Message Signalled Interrupts registers */
294
Bjorn Helgaas24bc69d2013-04-17 17:26:23 -0600295#define PCI_MSI_FLAGS 2 /* Message Control */
296#define PCI_MSI_FLAGS_ENABLE 0x0001 /* MSI feature enabled */
297#define PCI_MSI_FLAGS_QMASK 0x000e /* Maximum queue size available */
298#define PCI_MSI_FLAGS_QSIZE 0x0070 /* Message queue size configured */
299#define PCI_MSI_FLAGS_64BIT 0x0080 /* 64-bit addresses allowed */
300#define PCI_MSI_FLAGS_MASKBIT 0x0100 /* Per-vector masking capable */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700301#define PCI_MSI_RFU 3 /* Rest of capability flags */
302#define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */
303#define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */
304#define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */
Hidetoshi Seto67b5db62009-04-20 10:54:59 +0900305#define PCI_MSI_MASK_32 12 /* Mask bits register for 32-bit devices */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000306#define PCI_MSI_PENDING_32 16 /* Pending intrs for 32-bit devices */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700307#define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */
Hidetoshi Seto67b5db62009-04-20 10:54:59 +0900308#define PCI_MSI_MASK_64 16 /* Mask bits register for 64-bit devices */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000309#define PCI_MSI_PENDING_64 20 /* Pending intrs for 64-bit devices */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700310
Hidetoshi Setodb500412010-10-13 15:00:23 +0900311/* MSI-X registers */
Bjorn Helgaas24bc69d2013-04-17 17:26:23 -0600312#define PCI_MSIX_FLAGS 2 /* Message Control */
313#define PCI_MSIX_FLAGS_QSIZE 0x07FF /* Table size */
314#define PCI_MSIX_FLAGS_MASKALL 0x4000 /* Mask all vectors for this function */
315#define PCI_MSIX_FLAGS_ENABLE 0x8000 /* MSI-X enable */
316#define PCI_MSIX_TABLE 4 /* Table offset */
317#define PCI_MSIX_TABLE_BIR 0x00000007 /* BAR index */
318#define PCI_MSIX_TABLE_OFFSET 0xfffffff8 /* Offset into specified BAR */
319#define PCI_MSIX_PBA 8 /* Pending Bit Array offset */
320#define PCI_MSIX_PBA_BIR 0x00000007 /* BAR index */
321#define PCI_MSIX_PBA_OFFSET 0xfffffff8 /* Offset into specified BAR */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000322#define PCI_CAP_MSIX_SIZEOF 12 /* size of MSIX registers */
Michael Ellermane65e5fb2006-11-07 18:21:21 +1100323
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700324/* MSI-X Table entry format */
Sheng Yang00aaaef2010-11-11 15:46:54 +0800325#define PCI_MSIX_ENTRY_SIZE 16
326#define PCI_MSIX_ENTRY_LOWER_ADDR 0
327#define PCI_MSIX_ENTRY_UPPER_ADDR 4
328#define PCI_MSIX_ENTRY_DATA 8
329#define PCI_MSIX_ENTRY_VECTOR_CTRL 12
Sheng Yang8d805282010-11-11 15:46:55 +0800330#define PCI_MSIX_ENTRY_CTRL_MASKBIT 1
Sheng Yang00aaaef2010-11-11 15:46:54 +0800331
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700332/* CompactPCI Hotswap Register */
333
334#define PCI_CHSWP_CSR 2 /* Control and Status Register */
335#define PCI_CHSWP_DHA 0x01 /* Device Hiding Arm */
336#define PCI_CHSWP_EIM 0x02 /* ENUM# Signal Mask */
337#define PCI_CHSWP_PIE 0x04 /* Pending Insert or Extract */
338#define PCI_CHSWP_LOO 0x08 /* LED On / Off */
339#define PCI_CHSWP_PI 0x30 /* Programming Interface */
340#define PCI_CHSWP_EXT 0x40 /* ENUM# status - extraction */
341#define PCI_CHSWP_INS 0x80 /* ENUM# status - insertion */
342
Sheng Yangf7b7baa2008-11-11 17:17:46 +0800343/* PCI Advanced Feature registers */
344
345#define PCI_AF_LENGTH 2
346#define PCI_AF_CAP 3
347#define PCI_AF_CAP_TP 0x01
348#define PCI_AF_CAP_FLR 0x02
349#define PCI_AF_CTRL 4
350#define PCI_AF_CTRL_FLR 0x01
351#define PCI_AF_STATUS 5
352#define PCI_AF_STATUS_TP 0x01
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000353#define PCI_CAP_AF_SIZEOF 6 /* size of AF registers */
Sheng Yangf7b7baa2008-11-11 17:17:46 +0800354
Bjorn Helgaas7793eea2012-12-05 13:51:17 -0700355/* PCI-X registers (Type 0 (non-bridge) devices) */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700356
357#define PCI_X_CMD 2 /* Modes & Features */
358#define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */
359#define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */
Matt Carlson9974a352007-10-07 23:27:28 -0700360#define PCI_X_CMD_READ_512 0x0000 /* 512 byte maximum read byte count */
361#define PCI_X_CMD_READ_1K 0x0004 /* 1Kbyte maximum read byte count */
362#define PCI_X_CMD_READ_2K 0x0008 /* 2Kbyte maximum read byte count */
363#define PCI_X_CMD_READ_4K 0x000c /* 4Kbyte maximum read byte count */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700364#define PCI_X_CMD_MAX_READ 0x000c /* Max Memory Read Byte Count */
Matt Carlson9974a352007-10-07 23:27:28 -0700365 /* Max # of outstanding split transactions */
366#define PCI_X_CMD_SPLIT_1 0x0000 /* Max 1 */
367#define PCI_X_CMD_SPLIT_2 0x0010 /* Max 2 */
368#define PCI_X_CMD_SPLIT_3 0x0020 /* Max 3 */
369#define PCI_X_CMD_SPLIT_4 0x0030 /* Max 4 */
370#define PCI_X_CMD_SPLIT_8 0x0040 /* Max 8 */
371#define PCI_X_CMD_SPLIT_12 0x0050 /* Max 12 */
372#define PCI_X_CMD_SPLIT_16 0x0060 /* Max 16 */
373#define PCI_X_CMD_SPLIT_32 0x0070 /* Max 32 */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700374#define PCI_X_CMD_MAX_SPLIT 0x0070 /* Max Outstanding Split Transactions */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700375#define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700376#define PCI_X_STATUS 4 /* PCI-X capabilities */
377#define PCI_X_STATUS_DEVFN 0x000000ff /* A copy of devfn */
378#define PCI_X_STATUS_BUS 0x0000ff00 /* A copy of bus nr */
379#define PCI_X_STATUS_64BIT 0x00010000 /* 64-bit device */
380#define PCI_X_STATUS_133MHZ 0x00020000 /* 133 MHz capable */
381#define PCI_X_STATUS_SPL_DISC 0x00040000 /* Split Completion Discarded */
382#define PCI_X_STATUS_UNX_SPL 0x00080000 /* Unexpected Split Completion */
383#define PCI_X_STATUS_COMPLEX 0x00100000 /* Device Complexity */
384#define PCI_X_STATUS_MAX_READ 0x00600000 /* Designed Max Memory Read Count */
385#define PCI_X_STATUS_MAX_SPLIT 0x03800000 /* Designed Max Outstanding Split Transactions */
386#define PCI_X_STATUS_MAX_CUM 0x1c000000 /* Designed Max Cumulative Read Size */
387#define PCI_X_STATUS_SPL_ERR 0x20000000 /* Rcvd Split Completion Error Msg */
388#define PCI_X_STATUS_266MHZ 0x40000000 /* 266 MHz capable */
389#define PCI_X_STATUS_533MHZ 0x80000000 /* 533 MHz capable */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000390#define PCI_X_ECC_CSR 8 /* ECC control and status */
391#define PCI_CAP_PCIX_SIZEOF_V0 8 /* size of registers for Version 0 */
392#define PCI_CAP_PCIX_SIZEOF_V1 24 /* size for Version 1 */
393#define PCI_CAP_PCIX_SIZEOF_V2 PCI_CAP_PCIX_SIZEOF_V1 /* Same for v2 */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700394
Bjorn Helgaas7793eea2012-12-05 13:51:17 -0700395/* PCI-X registers (Type 1 (bridge) devices) */
396
397#define PCI_X_BRIDGE_SSTATUS 2 /* Secondary Status */
398#define PCI_X_SSTATUS_64BIT 0x0001 /* Secondary AD interface is 64 bits */
399#define PCI_X_SSTATUS_133MHZ 0x0002 /* 133 MHz capable */
400#define PCI_X_SSTATUS_FREQ 0x03c0 /* Secondary Bus Mode and Frequency */
401#define PCI_X_SSTATUS_VERS 0x3000 /* PCI-X Capability Version */
402#define PCI_X_SSTATUS_V1 0x1000 /* Mode 2, not Mode 1 */
403#define PCI_X_SSTATUS_V2 0x2000 /* Mode 1 or Modes 1 and 2 */
404#define PCI_X_SSTATUS_266MHZ 0x4000 /* 266 MHz capable */
405#define PCI_X_SSTATUS_533MHZ 0x8000 /* 533 MHz capable */
406#define PCI_X_BRIDGE_STATUS 4 /* Bridge Status */
407
Gabe Blackbc577d22009-10-06 10:45:19 -0500408/* PCI Bridge Subsystem ID registers */
409
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700410#define PCI_SSVID_VENDOR_ID 4 /* PCI Bridge subsystem vendor ID */
411#define PCI_SSVID_DEVICE_ID 6 /* PCI Bridge subsystem device ID */
Gabe Blackbc577d22009-10-06 10:45:19 -0500412
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700413/* PCI Express capability registers */
414
415#define PCI_EXP_FLAGS 2 /* Capabilities register */
416#define PCI_EXP_FLAGS_VERS 0x000f /* Capability version */
417#define PCI_EXP_FLAGS_TYPE 0x00f0 /* Device/Port type */
418#define PCI_EXP_TYPE_ENDPOINT 0x0 /* Express Endpoint */
419#define PCI_EXP_TYPE_LEG_END 0x1 /* Legacy Endpoint */
420#define PCI_EXP_TYPE_ROOT_PORT 0x4 /* Root Port */
421#define PCI_EXP_TYPE_UPSTREAM 0x5 /* Upstream Port */
422#define PCI_EXP_TYPE_DOWNSTREAM 0x6 /* Downstream Port */
Bjorn Helgaasfbf501c2013-08-27 10:28:25 -0600423#define PCI_EXP_TYPE_PCI_BRIDGE 0x7 /* PCIe to PCI/PCI-X Bridge */
424#define PCI_EXP_TYPE_PCIE_BRIDGE 0x8 /* PCI/PCI-X to PCIe Bridge */
Yu Zhaod1b054d2009-03-20 11:25:11 +0800425#define PCI_EXP_TYPE_RC_END 0x9 /* Root Complex Integrated Endpoint */
Alex Williamson1830ea912011-11-16 09:24:16 -0700426#define PCI_EXP_TYPE_RC_EC 0xa /* Root Complex Event Collector */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700427#define PCI_EXP_FLAGS_SLOT 0x0100 /* Slot implemented */
428#define PCI_EXP_FLAGS_IRQ 0x3e00 /* Interrupt message number */
429#define PCI_EXP_DEVCAP 4 /* Device capabilities */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600430#define PCI_EXP_DEVCAP_PAYLOAD 0x00000007 /* Max_Payload_Size */
431#define PCI_EXP_DEVCAP_PHANTOM 0x00000018 /* Phantom functions */
432#define PCI_EXP_DEVCAP_EXT_TAG 0x00000020 /* Extended tags */
433#define PCI_EXP_DEVCAP_L0S 0x000001c0 /* L0s Acceptable Latency */
434#define PCI_EXP_DEVCAP_L1 0x00000e00 /* L1 Acceptable Latency */
435#define PCI_EXP_DEVCAP_ATN_BUT 0x00001000 /* Attention Button Present */
436#define PCI_EXP_DEVCAP_ATN_IND 0x00002000 /* Attention Indicator Present */
437#define PCI_EXP_DEVCAP_PWR_IND 0x00004000 /* Power Indicator Present */
438#define PCI_EXP_DEVCAP_RBER 0x00008000 /* Role-Based Error Reporting */
439#define PCI_EXP_DEVCAP_PWR_VAL 0x03fc0000 /* Slot Power Limit Value */
440#define PCI_EXP_DEVCAP_PWR_SCL 0x0c000000 /* Slot Power Limit Scale */
Sheng Yang8dd7f802008-10-21 17:38:25 +0800441#define PCI_EXP_DEVCAP_FLR 0x10000000 /* Function Level Reset */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700442#define PCI_EXP_DEVCTL 8 /* Device Control */
443#define PCI_EXP_DEVCTL_CERE 0x0001 /* Correctable Error Reporting En. */
444#define PCI_EXP_DEVCTL_NFERE 0x0002 /* Non-Fatal Error Reporting Enable */
445#define PCI_EXP_DEVCTL_FERE 0x0004 /* Fatal Error Reporting Enable */
446#define PCI_EXP_DEVCTL_URRE 0x0008 /* Unsupported Request Reporting En. */
447#define PCI_EXP_DEVCTL_RELAX_EN 0x0010 /* Enable relaxed ordering */
448#define PCI_EXP_DEVCTL_PAYLOAD 0x00e0 /* Max_Payload_Size */
449#define PCI_EXP_DEVCTL_EXT_TAG 0x0100 /* Extended Tag Field Enable */
450#define PCI_EXP_DEVCTL_PHANTOM 0x0200 /* Phantom Functions Enable */
451#define PCI_EXP_DEVCTL_AUX_PME 0x0400 /* Auxiliary Power PM Enable */
452#define PCI_EXP_DEVCTL_NOSNOOP_EN 0x0800 /* Enable No Snoop */
453#define PCI_EXP_DEVCTL_READRQ 0x7000 /* Max_Read_Request_Size */
Sheng Yang8dd7f802008-10-21 17:38:25 +0800454#define PCI_EXP_DEVCTL_BCR_FLR 0x8000 /* Bridge Configuration Retry / FLR */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700455#define PCI_EXP_DEVSTA 10 /* Device Status */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600456#define PCI_EXP_DEVSTA_CED 0x0001 /* Correctable Error Detected */
457#define PCI_EXP_DEVSTA_NFED 0x0002 /* Non-Fatal Error Detected */
458#define PCI_EXP_DEVSTA_FED 0x0004 /* Fatal Error Detected */
459#define PCI_EXP_DEVSTA_URD 0x0008 /* Unsupported Request Detected */
460#define PCI_EXP_DEVSTA_AUXPD 0x0010 /* AUX Power Detected */
461#define PCI_EXP_DEVSTA_TRPND 0x0020 /* Transactions Pending */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700462#define PCI_EXP_LNKCAP 12 /* Link Capabilities */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900463#define PCI_EXP_LNKCAP_SLS 0x0000000f /* Supported Link Speeds */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600464#define PCI_EXP_LNKCAP_SLS_2_5GB 0x00000001 /* LNKCAP2 SLS Vector bit 0 */
465#define PCI_EXP_LNKCAP_SLS_5_0GB 0x00000002 /* LNKCAP2 SLS Vector bit 1 */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900466#define PCI_EXP_LNKCAP_MLW 0x000003f0 /* Maximum Link Width */
467#define PCI_EXP_LNKCAP_ASPMS 0x00000c00 /* ASPM Support */
468#define PCI_EXP_LNKCAP_L0SEL 0x00007000 /* L0s Exit Latency */
469#define PCI_EXP_LNKCAP_L1EL 0x00038000 /* L1 Exit Latency */
Yijing Wangcb93b182013-05-29 17:01:52 +0800470#define PCI_EXP_LNKCAP_CLKPM 0x00040000 /* Clock Power Management */
Lucas De Marchi25985ed2011-03-30 22:57:33 -0300471#define PCI_EXP_LNKCAP_SDERC 0x00080000 /* Surprise Down Error Reporting Capable */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900472#define PCI_EXP_LNKCAP_DLLLARC 0x00100000 /* Data Link Layer Link Active Reporting Capable */
473#define PCI_EXP_LNKCAP_LBNC 0x00200000 /* Link Bandwidth Notification Capability */
474#define PCI_EXP_LNKCAP_PN 0xff000000 /* Port Number */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700475#define PCI_EXP_LNKCTL 16 /* Link Control */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900476#define PCI_EXP_LNKCTL_ASPMC 0x0003 /* ASPM Control */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600477#define PCI_EXP_LNKCTL_ASPM_L0S 0x0001 /* L0s Enable */
478#define PCI_EXP_LNKCTL_ASPM_L1 0x0002 /* L1 Enable */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900479#define PCI_EXP_LNKCTL_RCB 0x0008 /* Read Completion Boundary */
480#define PCI_EXP_LNKCTL_LD 0x0010 /* Link Disable */
481#define PCI_EXP_LNKCTL_RL 0x0020 /* Retrain Link */
482#define PCI_EXP_LNKCTL_CCC 0x0040 /* Common Clock Configuration */
483#define PCI_EXP_LNKCTL_ES 0x0080 /* Extended Synch */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600484#define PCI_EXP_LNKCTL_CLKREQ_EN 0x0100 /* Enable clkreq */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900485#define PCI_EXP_LNKCTL_HAWD 0x0200 /* Hardware Autonomous Width Disable */
486#define PCI_EXP_LNKCTL_LBMIE 0x0400 /* Link Bandwidth Management Interrupt Enable */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700487#define PCI_EXP_LNKCTL_LABIE 0x0800 /* Link Autonomous Bandwidth Interrupt Enable */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700488#define PCI_EXP_LNKSTA 18 /* Link Status */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900489#define PCI_EXP_LNKSTA_CLS 0x000f /* Current Link Speed */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600490#define PCI_EXP_LNKSTA_CLS_2_5GB 0x0001 /* Current Link Speed 2.5GT/s */
491#define PCI_EXP_LNKSTA_CLS_5_0GB 0x0002 /* Current Link Speed 5.0GT/s */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700492#define PCI_EXP_LNKSTA_NLW 0x03f0 /* Negotiated Link Width */
Alexander Duyckff846f52010-04-27 01:02:40 +0000493#define PCI_EXP_LNKSTA_NLW_SHIFT 4 /* start of NLW mask in link status */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900494#define PCI_EXP_LNKSTA_LT 0x0800 /* Link Training */
Shaohua Li7d715a62008-02-25 09:46:41 +0800495#define PCI_EXP_LNKSTA_SLC 0x1000 /* Slot Clock Configuration */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900496#define PCI_EXP_LNKSTA_DLLLA 0x2000 /* Data Link Layer Link Active */
497#define PCI_EXP_LNKSTA_LBMS 0x4000 /* Link Bandwidth Management Status */
498#define PCI_EXP_LNKSTA_LABS 0x8000 /* Link Autonomous Bandwidth Status */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000499#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V1 20 /* v1 endpoints end here */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700500#define PCI_EXP_SLTCAP 20 /* Slot Capabilities */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900501#define PCI_EXP_SLTCAP_ABP 0x00000001 /* Attention Button Present */
502#define PCI_EXP_SLTCAP_PCP 0x00000002 /* Power Controller Present */
503#define PCI_EXP_SLTCAP_MRLSP 0x00000004 /* MRL Sensor Present */
504#define PCI_EXP_SLTCAP_AIP 0x00000008 /* Attention Indicator Present */
505#define PCI_EXP_SLTCAP_PIP 0x00000010 /* Power Indicator Present */
506#define PCI_EXP_SLTCAP_HPS 0x00000020 /* Hot-Plug Surprise */
507#define PCI_EXP_SLTCAP_HPC 0x00000040 /* Hot-Plug Capable */
508#define PCI_EXP_SLTCAP_SPLV 0x00007f80 /* Slot Power Limit Value */
509#define PCI_EXP_SLTCAP_SPLS 0x00018000 /* Slot Power Limit Scale */
510#define PCI_EXP_SLTCAP_EIP 0x00020000 /* Electromechanical Interlock Present */
511#define PCI_EXP_SLTCAP_NCCS 0x00040000 /* No Command Completed Support */
512#define PCI_EXP_SLTCAP_PSN 0xfff80000 /* Physical Slot Number */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700513#define PCI_EXP_SLTCTL 24 /* Slot Control */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900514#define PCI_EXP_SLTCTL_ABPE 0x0001 /* Attention Button Pressed Enable */
515#define PCI_EXP_SLTCTL_PFDE 0x0002 /* Power Fault Detected Enable */
516#define PCI_EXP_SLTCTL_MRLSCE 0x0004 /* MRL Sensor Changed Enable */
517#define PCI_EXP_SLTCTL_PDCE 0x0008 /* Presence Detect Changed Enable */
518#define PCI_EXP_SLTCTL_CCIE 0x0010 /* Command Completed Interrupt Enable */
519#define PCI_EXP_SLTCTL_HPIE 0x0020 /* Hot-Plug Interrupt Enable */
520#define PCI_EXP_SLTCTL_AIC 0x00c0 /* Attention Indicator Control */
Bjorn Helgaase7b4f0d72013-12-14 13:06:53 -0700521#define PCI_EXP_SLTCTL_ATTN_IND_ON 0x0040 /* Attention Indicator on */
522#define PCI_EXP_SLTCTL_ATTN_IND_BLINK 0x0080 /* Attention Indicator blinking */
523#define PCI_EXP_SLTCTL_ATTN_IND_OFF 0x00c0 /* Attention Indicator off */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900524#define PCI_EXP_SLTCTL_PIC 0x0300 /* Power Indicator Control */
Bjorn Helgaase7b4f0d72013-12-14 13:06:53 -0700525#define PCI_EXP_SLTCTL_PWR_IND_ON 0x0100 /* Power Indicator on */
526#define PCI_EXP_SLTCTL_PWR_IND_BLINK 0x0200 /* Power Indicator blinking */
527#define PCI_EXP_SLTCTL_PWR_IND_OFF 0x0300 /* Power Indicator off */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900528#define PCI_EXP_SLTCTL_PCC 0x0400 /* Power Controller Control */
Bjorn Helgaase7b4f0d72013-12-14 13:06:53 -0700529#define PCI_EXP_SLTCTL_PWR_ON 0x0000 /* Power On */
530#define PCI_EXP_SLTCTL_PWR_OFF 0x0400 /* Power Off */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900531#define PCI_EXP_SLTCTL_EIC 0x0800 /* Electromechanical Interlock Control */
532#define PCI_EXP_SLTCTL_DLLSCE 0x1000 /* Data Link Layer State Changed Enable */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700533#define PCI_EXP_SLTSTA 26 /* Slot Status */
Kenji Kaneshige322162a2008-12-19 15:19:02 +0900534#define PCI_EXP_SLTSTA_ABP 0x0001 /* Attention Button Pressed */
535#define PCI_EXP_SLTSTA_PFD 0x0002 /* Power Fault Detected */
536#define PCI_EXP_SLTSTA_MRLSC 0x0004 /* MRL Sensor Changed */
537#define PCI_EXP_SLTSTA_PDC 0x0008 /* Presence Detect Changed */
538#define PCI_EXP_SLTSTA_CC 0x0010 /* Command Completed */
539#define PCI_EXP_SLTSTA_MRLSS 0x0020 /* MRL Sensor State */
540#define PCI_EXP_SLTSTA_PDS 0x0040 /* Presence Detect State */
541#define PCI_EXP_SLTSTA_EIS 0x0080 /* Electromechanical Interlock Status */
542#define PCI_EXP_SLTSTA_DLLSC 0x0100 /* Data Link Layer State Changed */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700543#define PCI_EXP_RTCTL 28 /* Root Control */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600544#define PCI_EXP_RTCTL_SECEE 0x0001 /* System Error on Correctable Error */
545#define PCI_EXP_RTCTL_SENFEE 0x0002 /* System Error on Non-Fatal Error */
546#define PCI_EXP_RTCTL_SEFEE 0x0004 /* System Error on Fatal Error */
547#define PCI_EXP_RTCTL_PMEIE 0x0008 /* PME Interrupt Enable */
548#define PCI_EXP_RTCTL_CRSSVE 0x0010 /* CRS Software Visibility Enable */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700549#define PCI_EXP_RTCAP 30 /* Root Capabilities */
550#define PCI_EXP_RTSTA 32 /* Root Status */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600551#define PCI_EXP_RTSTA_PME 0x00010000 /* PME status */
552#define PCI_EXP_RTSTA_PENDING 0x00020000 /* PME pending */
Myron Stowec463b8c2012-06-01 15:16:37 -0600553/*
Bjorn Helgaas1b121c22013-08-27 11:10:02 -0600554 * The Device Capabilities 2, Device Status 2, Device Control 2,
555 * Link Capabilities 2, Link Status 2, Link Control 2,
556 * Slot Capabilities 2, Slot Status 2, and Slot Control 2 registers
557 * are only present on devices with PCIe Capability version 2.
558 * Use pcie_capability_read_word() and similar interfaces to use them
559 * safely.
Myron Stowec463b8c2012-06-01 15:16:37 -0600560 */
Yu Zhao58c3a722008-10-14 14:02:53 +0800561#define PCI_EXP_DEVCAP2 36 /* Device Capabilities 2 */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600562#define PCI_EXP_DEVCAP2_ARI 0x00000020 /* Alternative Routing-ID */
563#define PCI_EXP_DEVCAP2_LTR 0x00000800 /* Latency tolerance reporting */
564#define PCI_EXP_DEVCAP2_OBFF_MASK 0x000c0000 /* OBFF support mechanism */
565#define PCI_EXP_DEVCAP2_OBFF_MSG 0x00040000 /* New message signaling */
566#define PCI_EXP_DEVCAP2_OBFF_WAKE 0x00080000 /* Re-use WAKE# for OBFF */
Yu Zhao58c3a722008-10-14 14:02:53 +0800567#define PCI_EXP_DEVCTL2 40 /* Device Control 2 */
Yijing Wangad4d35f2013-09-05 15:55:26 +0800568#define PCI_EXP_DEVCTL2_COMP_TIMEOUT 0x000f /* Completion Timeout Value */
569#define PCI_EXP_DEVCTL2_ARI 0x0020 /* Alternative Routing-ID */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600570#define PCI_EXP_DEVCTL2_IDO_REQ_EN 0x0100 /* Allow IDO for requests */
571#define PCI_EXP_DEVCTL2_IDO_CMP_EN 0x0200 /* Allow IDO for completions */
572#define PCI_EXP_DEVCTL2_LTR_EN 0x0400 /* Enable LTR mechanism */
573#define PCI_EXP_DEVCTL2_OBFF_MSGA_EN 0x2000 /* Enable OBFF Message type A */
574#define PCI_EXP_DEVCTL2_OBFF_MSGB_EN 0x4000 /* Enable OBFF Message type B */
Bjorn Helgaasd2ab1fa2013-08-27 11:11:10 -0600575#define PCI_EXP_DEVCTL2_OBFF_WAKE_EN 0x6000 /* OBFF using WAKE# signaling */
Bjorn Helgaasbd6fb762013-08-27 12:17:59 -0600576#define PCI_EXP_DEVSTA2 42 /* Device Status 2 */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000577#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2 44 /* v2 endpoints end here */
Bjorn Helgaasbd6fb762013-08-27 12:17:59 -0600578#define PCI_EXP_LNKCAP2 44 /* Link Capabilities 2 */
Bjorn Helgaasc0b4b382013-08-27 11:28:36 -0600579#define PCI_EXP_LNKCAP2_SLS_2_5GB 0x00000002 /* Supported Speed 2.5GT/s */
580#define PCI_EXP_LNKCAP2_SLS_5_0GB 0x00000004 /* Supported Speed 5.0GT/s */
581#define PCI_EXP_LNKCAP2_SLS_8_0GB 0x00000008 /* Supported Speed 8.0GT/s */
582#define PCI_EXP_LNKCAP2_CROSSLINK 0x00000100 /* Crosslink supported */
Yu Zhao89858512009-02-16 02:55:47 +0800583#define PCI_EXP_LNKCTL2 48 /* Link Control 2 */
Jiang Liu8c0d3a02012-07-24 17:20:05 +0800584#define PCI_EXP_LNKSTA2 50 /* Link Status 2 */
Bjorn Helgaasbd6fb762013-08-27 12:17:59 -0600585#define PCI_EXP_SLTCAP2 52 /* Slot Capabilities 2 */
Yu Zhao89858512009-02-16 02:55:47 +0800586#define PCI_EXP_SLTCTL2 56 /* Slot Control 2 */
Bjorn Helgaasbd6fb762013-08-27 12:17:59 -0600587#define PCI_EXP_SLTSTA2 58 /* Slot Status 2 */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700588
589/* Extended Capabilities (PCI-X 2.0 and Express) */
590#define PCI_EXT_CAP_ID(header) (header & 0x0000ffff)
591#define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf)
592#define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc)
593
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000594#define PCI_EXT_CAP_ID_ERR 0x01 /* Advanced Error Reporting */
595#define PCI_EXT_CAP_ID_VC 0x02 /* Virtual Channel Capability */
596#define PCI_EXT_CAP_ID_DSN 0x03 /* Device Serial Number */
597#define PCI_EXT_CAP_ID_PWR 0x04 /* Power Budgeting */
598#define PCI_EXT_CAP_ID_RCLD 0x05 /* Root Complex Link Declaration */
599#define PCI_EXT_CAP_ID_RCILC 0x06 /* Root Complex Internal Link Control */
600#define PCI_EXT_CAP_ID_RCEC 0x07 /* Root Complex Event Collector */
601#define PCI_EXT_CAP_ID_MFVC 0x08 /* Multi-Function VC Capability */
602#define PCI_EXT_CAP_ID_VC9 0x09 /* same as _VC */
603#define PCI_EXT_CAP_ID_RCRB 0x0A /* Root Complex RB? */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700604#define PCI_EXT_CAP_ID_VNDR 0x0B /* Vendor-Specific */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000605#define PCI_EXT_CAP_ID_CAC 0x0C /* Config Access - obsolete */
606#define PCI_EXT_CAP_ID_ACS 0x0D /* Access Control Services */
607#define PCI_EXT_CAP_ID_ARI 0x0E /* Alternate Routing ID */
608#define PCI_EXT_CAP_ID_ATS 0x0F /* Address Translation Services */
609#define PCI_EXT_CAP_ID_SRIOV 0x10 /* Single Root I/O Virtualization */
610#define PCI_EXT_CAP_ID_MRIOV 0x11 /* Multi Root I/O Virtualization */
611#define PCI_EXT_CAP_ID_MCAST 0x12 /* Multicast */
612#define PCI_EXT_CAP_ID_PRI 0x13 /* Page Request Interface */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700613#define PCI_EXT_CAP_ID_AMD_XXX 0x14 /* Reserved for AMD */
614#define PCI_EXT_CAP_ID_REBAR 0x15 /* Resizable BAR */
615#define PCI_EXT_CAP_ID_DPA 0x16 /* Dynamic Power Allocation */
616#define PCI_EXT_CAP_ID_TPH 0x17 /* TPH Requester */
617#define PCI_EXT_CAP_ID_LTR 0x18 /* Latency Tolerance Reporting */
618#define PCI_EXT_CAP_ID_SECPCI 0x19 /* Secondary PCIe Capability */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000619#define PCI_EXT_CAP_ID_PMUX 0x1A /* Protocol Multiplexing */
620#define PCI_EXT_CAP_ID_PASID 0x1B /* Process Address Space ID */
621#define PCI_EXT_CAP_ID_MAX PCI_EXT_CAP_ID_PASID
622
623#define PCI_EXT_CAP_DSN_SIZEOF 12
624#define PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF 40
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700625
626/* Advanced Error Reporting */
627#define PCI_ERR_UNCOR_STATUS 4 /* Uncorrectable Error Status */
628#define PCI_ERR_UNC_TRAIN 0x00000001 /* Training */
629#define PCI_ERR_UNC_DLP 0x00000010 /* Data Link Protocol */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000630#define PCI_ERR_UNC_SURPDN 0x00000020 /* Surprise Down */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700631#define PCI_ERR_UNC_POISON_TLP 0x00001000 /* Poisoned TLP */
632#define PCI_ERR_UNC_FCP 0x00002000 /* Flow Control Protocol */
633#define PCI_ERR_UNC_COMP_TIME 0x00004000 /* Completion Timeout */
634#define PCI_ERR_UNC_COMP_ABORT 0x00008000 /* Completer Abort */
635#define PCI_ERR_UNC_UNX_COMP 0x00010000 /* Unexpected Completion */
636#define PCI_ERR_UNC_RX_OVER 0x00020000 /* Receiver Overflow */
637#define PCI_ERR_UNC_MALF_TLP 0x00040000 /* Malformed TLP */
638#define PCI_ERR_UNC_ECRC 0x00080000 /* ECRC Error Status */
639#define PCI_ERR_UNC_UNSUP 0x00100000 /* Unsupported Request */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000640#define PCI_ERR_UNC_ACSV 0x00200000 /* ACS Violation */
641#define PCI_ERR_UNC_INTN 0x00400000 /* internal error */
642#define PCI_ERR_UNC_MCBTLP 0x00800000 /* MC blocked TLP */
643#define PCI_ERR_UNC_ATOMEG 0x01000000 /* Atomic egress blocked */
644#define PCI_ERR_UNC_TLPPRE 0x02000000 /* TLP prefix blocked */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700645#define PCI_ERR_UNCOR_MASK 8 /* Uncorrectable Error Mask */
646 /* Same bits as above */
647#define PCI_ERR_UNCOR_SEVER 12 /* Uncorrectable Error Severity */
648 /* Same bits as above */
649#define PCI_ERR_COR_STATUS 16 /* Correctable Error Status */
650#define PCI_ERR_COR_RCVR 0x00000001 /* Receiver Error Status */
651#define PCI_ERR_COR_BAD_TLP 0x00000040 /* Bad TLP Status */
652#define PCI_ERR_COR_BAD_DLLP 0x00000080 /* Bad DLLP Status */
653#define PCI_ERR_COR_REP_ROLL 0x00000100 /* REPLAY_NUM Rollover */
654#define PCI_ERR_COR_REP_TIMER 0x00001000 /* Replay Timer Timeout */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000655#define PCI_ERR_COR_ADV_NFAT 0x00002000 /* Advisory Non-Fatal */
656#define PCI_ERR_COR_INTERNAL 0x00004000 /* Corrected Internal */
657#define PCI_ERR_COR_LOG_OVER 0x00008000 /* Header Log Overflow */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700658#define PCI_ERR_COR_MASK 20 /* Correctable Error Mask */
659 /* Same bits as above */
660#define PCI_ERR_CAP 24 /* Advanced Error Capabilities */
661#define PCI_ERR_CAP_FEP(x) ((x) & 31) /* First Error Pointer */
662#define PCI_ERR_CAP_ECRC_GENC 0x00000020 /* ECRC Generation Capable */
663#define PCI_ERR_CAP_ECRC_GENE 0x00000040 /* ECRC Generation Enable */
664#define PCI_ERR_CAP_ECRC_CHKC 0x00000080 /* ECRC Check Capable */
665#define PCI_ERR_CAP_ECRC_CHKE 0x00000100 /* ECRC Check Enable */
666#define PCI_ERR_HEADER_LOG 28 /* Header Log Register (16 bytes) */
667#define PCI_ERR_ROOT_COMMAND 44 /* Root Error Command */
Zhang, Yanmin6f0312f2006-07-12 09:41:47 +0800668/* Correctable Err Reporting Enable */
669#define PCI_ERR_ROOT_CMD_COR_EN 0x00000001
670/* Non-fatal Err Reporting Enable */
671#define PCI_ERR_ROOT_CMD_NONFATAL_EN 0x00000002
672/* Fatal Err Reporting Enable */
673#define PCI_ERR_ROOT_CMD_FATAL_EN 0x00000004
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700674#define PCI_ERR_ROOT_STATUS 48
Zhang, Yanmin6f0312f2006-07-12 09:41:47 +0800675#define PCI_ERR_ROOT_COR_RCV 0x00000001 /* ERR_COR Received */
676/* Multi ERR_COR Received */
677#define PCI_ERR_ROOT_MULTI_COR_RCV 0x00000002
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700678/* ERR_FATAL/NONFATAL Received */
Zhang, Yanmin6f0312f2006-07-12 09:41:47 +0800679#define PCI_ERR_ROOT_UNCOR_RCV 0x00000004
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700680/* Multi ERR_FATAL/NONFATAL Received */
Zhang, Yanmin6f0312f2006-07-12 09:41:47 +0800681#define PCI_ERR_ROOT_MULTI_UNCOR_RCV 0x00000008
682#define PCI_ERR_ROOT_FIRST_FATAL 0x00000010 /* First Fatal */
683#define PCI_ERR_ROOT_NONFATAL_RCV 0x00000020 /* Non-Fatal Received */
684#define PCI_ERR_ROOT_FATAL_RCV 0x00000040 /* Fatal Received */
Hidetoshi Setof647a442010-04-15 13:17:33 +0900685#define PCI_ERR_ROOT_ERR_SRC 52 /* Error Source Identification */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700686
687/* Virtual Channel */
688#define PCI_VC_PORT_REG1 4
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700689#define PCI_VC_REG1_EVCC 0x7 /* extended VC count */
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700690#define PCI_VC_PORT_REG2 8
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000691#define PCI_VC_REG2_32_PHASE 0x2
692#define PCI_VC_REG2_64_PHASE 0x4
693#define PCI_VC_REG2_128_PHASE 0x8
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700694#define PCI_VC_PORT_CTRL 12
695#define PCI_VC_PORT_STATUS 14
696#define PCI_VC_RES_CAP 16
697#define PCI_VC_RES_CTRL 20
698#define PCI_VC_RES_STATUS 26
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000699#define PCI_CAP_VC_BASE_SIZEOF 0x10
700#define PCI_CAP_VC_PER_VC_SIZEOF 0x0C
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700701
702/* Power Budgeting */
703#define PCI_PWR_DSR 4 /* Data Select Register */
704#define PCI_PWR_DATA 8 /* Data Register */
705#define PCI_PWR_DATA_BASE(x) ((x) & 0xff) /* Base Power */
706#define PCI_PWR_DATA_SCALE(x) (((x) >> 8) & 3) /* Data Scale */
707#define PCI_PWR_DATA_PM_SUB(x) (((x) >> 10) & 7) /* PM Sub State */
708#define PCI_PWR_DATA_PM_STATE(x) (((x) >> 13) & 3) /* PM State */
709#define PCI_PWR_DATA_TYPE(x) (((x) >> 15) & 7) /* Type */
710#define PCI_PWR_DATA_RAIL(x) (((x) >> 18) & 7) /* Power Rail */
711#define PCI_PWR_CAP 12 /* Capability */
712#define PCI_PWR_CAP_BUDGET(x) ((x) & 1) /* Included in system budget */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000713#define PCI_EXT_CAP_PWR_SIZEOF 16
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700714
Bjorn Helgaasdefb9442012-07-13 14:30:21 -0600715/* Vendor-Specific (VSEC, PCI_EXT_CAP_ID_VNDR) */
716#define PCI_VNDR_HEADER 4 /* Vendor-Specific Header */
717#define PCI_VNDR_HEADER_ID(x) ((x) & 0xffff)
718#define PCI_VNDR_HEADER_REV(x) (((x) >> 16) & 0xf)
719#define PCI_VNDR_HEADER_LEN(x) (((x) >> 20) & 0xfff)
720
Michael Ellerman687d5fe2006-11-22 18:26:18 +1100721/*
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700722 * HyperTransport sub capability types
Michael Ellerman687d5fe2006-11-22 18:26:18 +1100723 *
724 * Unfortunately there are both 3 bit and 5 bit capability types defined
725 * in the HT spec, catering for that is a little messy. You probably don't
726 * want to use these directly, just use pci_find_ht_capability() and it
727 * will do the right thing for you.
728 */
729#define HT_3BIT_CAP_MASK 0xE0
Eric W. Biedermane78d0162006-10-04 02:16:54 -0700730#define HT_CAPTYPE_SLAVE 0x00 /* Slave/Primary link configuration */
731#define HT_CAPTYPE_HOST 0x20 /* Host/Secondary link configuration */
Michael Ellerman687d5fe2006-11-22 18:26:18 +1100732
733#define HT_5BIT_CAP_MASK 0xF8
Eric W. Biedermane78d0162006-10-04 02:16:54 -0700734#define HT_CAPTYPE_IRQ 0x80 /* IRQ Configuration */
735#define HT_CAPTYPE_REMAPPING_40 0xA0 /* 40 bit address remapping */
736#define HT_CAPTYPE_REMAPPING_64 0xA2 /* 64 bit address remapping */
737#define HT_CAPTYPE_UNITID_CLUMP 0x90 /* Unit ID clumping */
738#define HT_CAPTYPE_EXTCONF 0x98 /* Extended Configuration Space Access */
739#define HT_CAPTYPE_MSI_MAPPING 0xA8 /* MSI Mapping Capability */
Michael Ellermand010b512006-11-22 18:26:20 +1100740#define HT_MSI_FLAGS 0x02 /* Offset to flags */
741#define HT_MSI_FLAGS_ENABLE 0x1 /* Mapping enable */
742#define HT_MSI_FLAGS_FIXED 0x2 /* Fixed mapping only */
743#define HT_MSI_FIXED_ADDR 0x00000000FEE00000ULL /* Fixed addr */
744#define HT_MSI_ADDR_LO 0x04 /* Offset to low addr bits */
745#define HT_MSI_ADDR_LO_MASK 0xFFF00000 /* Low address bit mask */
746#define HT_MSI_ADDR_HI 0x08 /* Offset to high addr bits */
Eric W. Biedermane78d0162006-10-04 02:16:54 -0700747#define HT_CAPTYPE_DIRECT_ROUTE 0xB0 /* Direct routing configuration */
748#define HT_CAPTYPE_VCSET 0xB8 /* Virtual Channel configuration */
749#define HT_CAPTYPE_ERROR_RETRY 0xC0 /* Retry on error configuration */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700750#define HT_CAPTYPE_GEN3 0xD0 /* Generation 3 HyperTransport configuration */
751#define HT_CAPTYPE_PM 0xE0 /* HyperTransport power management configuration */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000752#define HT_CAP_SIZEOF_LONG 28 /* slave & primary */
753#define HT_CAP_SIZEOF_SHORT 24 /* host & secondary */
Eric W. Biedermane78d0162006-10-04 02:16:54 -0700754
Yu Zhao58c3a722008-10-14 14:02:53 +0800755/* Alternative Routing-ID Interpretation */
756#define PCI_ARI_CAP 0x04 /* ARI Capability Register */
757#define PCI_ARI_CAP_MFVC 0x0001 /* MFVC Function Groups Capability */
758#define PCI_ARI_CAP_ACS 0x0002 /* ACS Function Groups Capability */
759#define PCI_ARI_CAP_NFN(x) (((x) >> 8) & 0xff) /* Next Function Number */
760#define PCI_ARI_CTRL 0x06 /* ARI Control Register */
761#define PCI_ARI_CTRL_MFVC 0x0001 /* MFVC Function Groups Enable */
762#define PCI_ARI_CTRL_ACS 0x0002 /* ACS Function Groups Enable */
763#define PCI_ARI_CTRL_FG(x) (((x) >> 4) & 7) /* Function Group */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000764#define PCI_EXT_CAP_ARI_SIZEOF 8
Eric W. Biedermane78d0162006-10-04 02:16:54 -0700765
Yu Zhao302b4212009-05-18 13:51:32 +0800766/* Address Translation Service */
767#define PCI_ATS_CAP 0x04 /* ATS Capability Register */
768#define PCI_ATS_CAP_QDEP(x) ((x) & 0x1f) /* Invalidate Queue Depth */
769#define PCI_ATS_MAX_QDEP 32 /* Max Invalidate Queue Depth */
770#define PCI_ATS_CTRL 0x06 /* ATS Control Register */
771#define PCI_ATS_CTRL_ENABLE 0x8000 /* ATS Enable */
772#define PCI_ATS_CTRL_STU(x) ((x) & 0x1f) /* Smallest Translation Unit */
773#define PCI_ATS_MIN_STU 12 /* shift of minimum STU block */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000774#define PCI_EXT_CAP_ATS_SIZEOF 8
Yu Zhao302b4212009-05-18 13:51:32 +0800775
Joerg Roedelc320b972011-09-27 15:57:15 +0200776/* Page Request Interface */
Alex Williamson91f57d52011-11-11 10:07:36 -0700777#define PCI_PRI_CTRL 0x04 /* PRI control register */
778#define PCI_PRI_CTRL_ENABLE 0x01 /* Enable */
779#define PCI_PRI_CTRL_RESET 0x02 /* Reset */
780#define PCI_PRI_STATUS 0x06 /* PRI status register */
781#define PCI_PRI_STATUS_RF 0x001 /* Response Failure */
782#define PCI_PRI_STATUS_UPRGI 0x002 /* Unexpected PRG index */
783#define PCI_PRI_STATUS_STOPPED 0x100 /* PRI Stopped */
784#define PCI_PRI_MAX_REQ 0x08 /* PRI max reqs supported */
785#define PCI_PRI_ALLOC_REQ 0x0c /* PRI max reqs allowed */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000786#define PCI_EXT_CAP_PRI_SIZEOF 16
Joerg Roedelc320b972011-09-27 15:57:15 +0200787
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700788/* Process Address Space ID */
Alex Williamson91f57d52011-11-11 10:07:36 -0700789#define PCI_PASID_CAP 0x04 /* PASID feature register */
790#define PCI_PASID_CAP_EXEC 0x02 /* Exec permissions Supported */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700791#define PCI_PASID_CAP_PRIV 0x04 /* Privilege Mode Supported */
Alex Williamson91f57d52011-11-11 10:07:36 -0700792#define PCI_PASID_CTRL 0x06 /* PASID control register */
793#define PCI_PASID_CTRL_ENABLE 0x01 /* Enable bit */
794#define PCI_PASID_CTRL_EXEC 0x02 /* Exec permissions Enable */
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700795#define PCI_PASID_CTRL_PRIV 0x04 /* Privilege Mode Enable */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000796#define PCI_EXT_CAP_PASID_SIZEOF 8
Joerg Roedel086ac112011-09-27 15:57:16 +0200797
Yu Zhaod1b054d2009-03-20 11:25:11 +0800798/* Single Root I/O Virtualization */
799#define PCI_SRIOV_CAP 0x04 /* SR-IOV Capabilities */
800#define PCI_SRIOV_CAP_VFM 0x01 /* VF Migration Capable */
801#define PCI_SRIOV_CAP_INTR(x) ((x) >> 21) /* Interrupt Message Number */
802#define PCI_SRIOV_CTRL 0x08 /* SR-IOV Control */
803#define PCI_SRIOV_CTRL_VFE 0x01 /* VF Enable */
804#define PCI_SRIOV_CTRL_VFM 0x02 /* VF Migration Enable */
805#define PCI_SRIOV_CTRL_INTR 0x04 /* VF Migration Interrupt Enable */
806#define PCI_SRIOV_CTRL_MSE 0x08 /* VF Memory Space Enable */
807#define PCI_SRIOV_CTRL_ARI 0x10 /* ARI Capable Hierarchy */
808#define PCI_SRIOV_STATUS 0x0a /* SR-IOV Status */
809#define PCI_SRIOV_STATUS_VFM 0x01 /* VF Migration Status */
810#define PCI_SRIOV_INITIAL_VF 0x0c /* Initial VFs */
811#define PCI_SRIOV_TOTAL_VF 0x0e /* Total VFs */
812#define PCI_SRIOV_NUM_VF 0x10 /* Number of VFs */
813#define PCI_SRIOV_FUNC_LINK 0x12 /* Function Dependency Link */
814#define PCI_SRIOV_VF_OFFSET 0x14 /* First VF Offset */
815#define PCI_SRIOV_VF_STRIDE 0x16 /* Following VF Stride */
816#define PCI_SRIOV_VF_DID 0x1a /* VF Device ID */
817#define PCI_SRIOV_SUP_PGSIZE 0x1c /* Supported Page Sizes */
818#define PCI_SRIOV_SYS_PGSIZE 0x20 /* System Page Size */
819#define PCI_SRIOV_BAR 0x24 /* VF BAR0 */
820#define PCI_SRIOV_NUM_BARS 6 /* Number of VF BARs */
821#define PCI_SRIOV_VFM 0x3c /* VF Migration State Array Offset*/
822#define PCI_SRIOV_VFM_BIR(x) ((x) & 7) /* State BIR */
823#define PCI_SRIOV_VFM_OFFSET(x) ((x) & ~7) /* State Offset */
824#define PCI_SRIOV_VFM_UA 0x0 /* Inactive.Unavailable */
825#define PCI_SRIOV_VFM_MI 0x1 /* Dormant.MigrateIn */
826#define PCI_SRIOV_VFM_MO 0x2 /* Active.MigrateOut */
827#define PCI_SRIOV_VFM_AV 0x3 /* Active.Available */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000828#define PCI_EXT_CAP_SRIOV_SIZEOF 64
Yu Zhaod1b054d2009-03-20 11:25:11 +0800829
Jesse Barnes51c2e0a2011-01-14 08:53:04 -0800830#define PCI_LTR_MAX_SNOOP_LAT 0x4
831#define PCI_LTR_MAX_NOSNOOP_LAT 0x6
832#define PCI_LTR_VALUE_MASK 0x000003ff
833#define PCI_LTR_SCALE_MASK 0x00001c00
834#define PCI_LTR_SCALE_SHIFT 10
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000835#define PCI_EXT_CAP_LTR_SIZEOF 8
Jesse Barnes51c2e0a2011-01-14 08:53:04 -0800836
Allen Kayae21ee62009-10-07 10:27:17 -0700837/* Access Control Service */
838#define PCI_ACS_CAP 0x04 /* ACS Capability Register */
839#define PCI_ACS_SV 0x01 /* Source Validation */
840#define PCI_ACS_TB 0x02 /* Translation Blocking */
841#define PCI_ACS_RR 0x04 /* P2P Request Redirect */
842#define PCI_ACS_CR 0x08 /* P2P Completion Redirect */
843#define PCI_ACS_UF 0x10 /* Upstream Forwarding */
844#define PCI_ACS_EC 0x20 /* P2P Egress Control */
845#define PCI_ACS_DT 0x40 /* Direct Translated P2P */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000846#define PCI_ACS_EGRESS_BITS 0x05 /* ACS Egress Control Vector Size */
Allen Kayae21ee62009-10-07 10:27:17 -0700847#define PCI_ACS_CTRL 0x06 /* ACS Control Register */
848#define PCI_ACS_EGRESS_CTL_V 0x08 /* ACS Egress Control Vector */
849
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700850#define PCI_VSEC_HDR 4 /* extended cap - vendor-specific */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000851#define PCI_VSEC_HDR_LEN_SHIFT 20 /* shift for length field */
852
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700853/* SATA capability */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000854#define PCI_SATA_REGS 4 /* SATA REGs specifier */
855#define PCI_SATA_REGS_MASK 0xF /* location - BAR#/inline */
856#define PCI_SATA_REGS_INLINE 0xF /* REGS in config space */
857#define PCI_SATA_SIZEOF_SHORT 8
858#define PCI_SATA_SIZEOF_LONG 16
859
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700860/* Resizable BARs */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000861#define PCI_REBAR_CTRL 8 /* control register */
862#define PCI_REBAR_CTRL_NBAR_MASK (7 << 5) /* mask for # bars */
863#define PCI_REBAR_CTRL_NBAR_SHIFT 5 /* shift for # bars */
864
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700865/* Dynamic Power Allocation */
Alex Williamsona0dee2e2012-06-11 05:27:45 +0000866#define PCI_DPA_CAP 4 /* capability register */
867#define PCI_DPA_CAP_SUBSTATE_MASK 0x1F /* # substates - 1 */
868#define PCI_DPA_BASE_SIZEOF 16 /* size with 0 substates */
869
870/* TPH Requester */
871#define PCI_TPH_CAP 4 /* capability register */
872#define PCI_TPH_CAP_LOC_MASK 0x600 /* location mask */
873#define PCI_TPH_LOC_NONE 0x000 /* no location */
874#define PCI_TPH_LOC_CAP 0x200 /* in capability */
875#define PCI_TPH_LOC_MSIX 0x400 /* in MSI-X */
876#define PCI_TPH_CAP_ST_MASK 0x07FF0000 /* st table mask */
877#define PCI_TPH_CAP_ST_SHIFT 16 /* st table shift */
878#define PCI_TPH_BASE_SIZEOF 12 /* size with no st table */
879
Greg Kroah-Hartman4352dfd2005-07-28 11:37:33 -0700880#endif /* LINUX_PCI_REGS_H */