blob: ae4bb6da2878151d65c363eaff898da6536aa841 [file] [log] [blame]
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +02001/*
2 * at91sam9g45.dtsi - Device Tree Include file for AT91SAM9G45 family SoC
3 * applies to AT91SAM9G45, AT91SAM9M10,
4 * AT91SAM9G46, AT91SAM9M11 SoC
5 *
6 * Copyright (C) 2011 Atmel,
7 * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>
8 *
9 * Licensed under GPLv2 or later.
10 */
11
12/include/ "skeleton.dtsi"
13
14/ {
15 model = "Atmel AT91SAM9G45 family SoC";
16 compatible = "atmel,at91sam9g45";
17 interrupt-parent = <&aic>;
18
19 aliases {
20 serial0 = &dbgu;
21 serial1 = &usart0;
22 serial2 = &usart1;
23 serial3 = &usart2;
24 serial4 = &usart3;
Nicolas Ferre21f81872012-02-11 15:41:40 +010025 gpio0 = &pioA;
26 gpio1 = &pioB;
27 gpio2 = &pioC;
28 gpio3 = &pioD;
29 gpio4 = &pioE;
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010030 tcb0 = &tcb0;
31 tcb1 = &tcb1;
Ludovic Desroches05dcd362012-09-12 08:42:16 +020032 i2c0 = &i2c0;
33 i2c1 = &i2c1;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020034 };
35 cpus {
36 cpu@0 {
37 compatible = "arm,arm926ejs";
38 };
39 };
40
Ludovic Desrochesdcce6ce2012-04-02 20:44:20 +020041 memory {
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020042 reg = <0x70000000 0x10000000>;
43 };
44
45 ahb {
46 compatible = "simple-bus";
47 #address-cells = <1>;
48 #size-cells = <1>;
49 ranges;
50
51 apb {
52 compatible = "simple-bus";
53 #address-cells = <1>;
54 #size-cells = <1>;
55 ranges;
56
57 aic: interrupt-controller@fffff000 {
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +020058 #interrupt-cells = <3>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020059 compatible = "atmel,at91rm9200-aic";
60 interrupt-controller;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020061 reg = <0xfffff000 0x200>;
Jean-Christophe PLAGNIOL-VILLARDc6573942012-04-09 19:36:36 +080062 atmel,external-irqs = <31>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020063 };
64
Jean-Christophe PLAGNIOL-VILLARDa7776ec2012-03-02 20:54:37 +080065 ramc0: ramc@ffffe400 {
66 compatible = "atmel,at91sam9g45-ddramc";
67 reg = <0xffffe400 0x200
68 0xffffe600 0x200>;
69 };
70
Jean-Christophe PLAGNIOL-VILLARDeb5e76f2012-03-02 20:44:23 +080071 pmc: pmc@fffffc00 {
72 compatible = "atmel,at91rm9200-pmc";
73 reg = <0xfffffc00 0x100>;
74 };
75
Jean-Christophe PLAGNIOL-VILLARDc8082d32012-03-03 03:16:27 +080076 rstc@fffffd00 {
77 compatible = "atmel,at91sam9g45-rstc";
78 reg = <0xfffffd00 0x10>;
79 };
80
Jean-Christophe PLAGNIOL-VILLARD23fa6482012-02-27 11:19:34 +010081 pit: timer@fffffd30 {
82 compatible = "atmel,at91sam9260-pit";
83 reg = <0xfffffd30 0xf>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +020084 interrupts = <1 4 7>;
Jean-Christophe PLAGNIOL-VILLARD23fa6482012-02-27 11:19:34 +010085 };
86
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010087
Jean-Christophe PLAGNIOL-VILLARD82015c42012-03-02 21:01:00 +080088 shdwc@fffffd10 {
89 compatible = "atmel,at91sam9rl-shdwc";
90 reg = <0xfffffd10 0x10>;
91 };
92
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010093 tcb0: timer@fff7c000 {
94 compatible = "atmel,at91rm9200-tcb";
95 reg = <0xfff7c000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +020096 interrupts = <18 4 0>;
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010097 };
98
99 tcb1: timer@fffd4000 {
100 compatible = "atmel,at91rm9200-tcb";
101 reg = <0xfffd4000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200102 interrupts = <18 4 0>;
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +0100103 };
104
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200105 dma: dma-controller@ffffec00 {
106 compatible = "atmel,at91sam9g45-dma";
107 reg = <0xffffec00 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200108 interrupts = <21 4 0>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200109 };
110
Nicolas Ferre21f81872012-02-11 15:41:40 +0100111 pioA: gpio@fffff200 {
112 compatible = "atmel,at91rm9200-gpio";
113 reg = <0xfffff200 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200114 interrupts = <2 4 1>;
Nicolas Ferre21f81872012-02-11 15:41:40 +0100115 #gpio-cells = <2>;
116 gpio-controller;
117 interrupt-controller;
118 };
119
120 pioB: gpio@fffff400 {
121 compatible = "atmel,at91rm9200-gpio";
122 reg = <0xfffff400 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200123 interrupts = <3 4 1>;
Nicolas Ferre21f81872012-02-11 15:41:40 +0100124 #gpio-cells = <2>;
125 gpio-controller;
126 interrupt-controller;
127 };
128
129 pioC: gpio@fffff600 {
130 compatible = "atmel,at91rm9200-gpio";
131 reg = <0xfffff600 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200132 interrupts = <4 4 1>;
Nicolas Ferre21f81872012-02-11 15:41:40 +0100133 #gpio-cells = <2>;
134 gpio-controller;
135 interrupt-controller;
136 };
137
138 pioD: gpio@fffff800 {
139 compatible = "atmel,at91rm9200-gpio";
140 reg = <0xfffff800 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200141 interrupts = <5 4 1>;
Nicolas Ferre21f81872012-02-11 15:41:40 +0100142 #gpio-cells = <2>;
143 gpio-controller;
144 interrupt-controller;
145 };
146
147 pioE: gpio@fffffa00 {
148 compatible = "atmel,at91rm9200-gpio";
149 reg = <0xfffffa00 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200150 interrupts = <5 4 1>;
Nicolas Ferre21f81872012-02-11 15:41:40 +0100151 #gpio-cells = <2>;
152 gpio-controller;
153 interrupt-controller;
154 };
155
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200156 dbgu: serial@ffffee00 {
157 compatible = "atmel,at91sam9260-usart";
158 reg = <0xffffee00 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200159 interrupts = <1 4 7>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200160 status = "disabled";
161 };
162
163 usart0: serial@fff8c000 {
164 compatible = "atmel,at91sam9260-usart";
165 reg = <0xfff8c000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200166 interrupts = <7 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200167 atmel,use-dma-rx;
168 atmel,use-dma-tx;
169 status = "disabled";
170 };
171
172 usart1: serial@fff90000 {
173 compatible = "atmel,at91sam9260-usart";
174 reg = <0xfff90000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200175 interrupts = <8 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200176 atmel,use-dma-rx;
177 atmel,use-dma-tx;
178 status = "disabled";
179 };
180
181 usart2: serial@fff94000 {
182 compatible = "atmel,at91sam9260-usart";
183 reg = <0xfff94000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200184 interrupts = <9 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200185 atmel,use-dma-rx;
186 atmel,use-dma-tx;
187 status = "disabled";
188 };
189
190 usart3: serial@fff98000 {
191 compatible = "atmel,at91sam9260-usart";
192 reg = <0xfff98000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200193 interrupts = <10 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200194 atmel,use-dma-rx;
195 atmel,use-dma-tx;
196 status = "disabled";
197 };
Nicolas Ferre0d4f99d2011-12-05 18:03:05 +0100198
199 macb0: ethernet@fffbc000 {
200 compatible = "cdns,at32ap7000-macb", "cdns,macb";
201 reg = <0xfffbc000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200202 interrupts = <25 4 3>;
Nicolas Ferre0d4f99d2011-12-05 18:03:05 +0100203 status = "disabled";
204 };
Maxime Ripard93b298b2012-05-11 15:35:38 +0200205
Ludovic Desroches05dcd362012-09-12 08:42:16 +0200206 i2c0: i2c@fff84000 {
207 compatible = "atmel,at91sam9g10-i2c";
208 reg = <0xfff84000 0x100>;
209 interrupts = <12 4 6>;
210 #address-cells = <1>;
211 #size-cells = <0>;
212 status = "disabled";
213 };
214
215 i2c1: i2c@fff88000 {
216 compatible = "atmel,at91sam9g10-i2c";
217 reg = <0xfff88000 0x100>;
218 interrupts = <13 4 6>;
219 #address-cells = <1>;
220 #size-cells = <0>;
221 status = "disabled";
222 };
223
Maxime Ripard93b298b2012-05-11 15:35:38 +0200224 adc0: adc@fffb0000 {
225 compatible = "atmel,at91sam9260-adc";
226 reg = <0xfffb0000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200227 interrupts = <20 4 0>;
Maxime Ripard93b298b2012-05-11 15:35:38 +0200228 atmel,adc-use-external-triggers;
229 atmel,adc-channels-used = <0xff>;
230 atmel,adc-vref = <3300>;
231 atmel,adc-num-channels = <8>;
232 atmel,adc-startup-time = <40>;
233 atmel,adc-channel-base = <0x30>;
234 atmel,adc-drdy-mask = <0x10000>;
235 atmel,adc-status-register = <0x1c>;
236 atmel,adc-trigger-register = <0x08>;
237
238 trigger@0 {
239 trigger-name = "external-rising";
240 trigger-value = <0x1>;
241 trigger-external;
242 };
243 trigger@1 {
244 trigger-name = "external-falling";
245 trigger-value = <0x2>;
246 trigger-external;
247 };
248
249 trigger@2 {
250 trigger-name = "external-any";
251 trigger-value = <0x3>;
252 trigger-external;
253 };
254
255 trigger@3 {
256 trigger-name = "continuous";
257 trigger-value = <0x6>;
258 };
259 };
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200260 };
Jean-Christophe PLAGNIOL-VILLARDd6a01662012-01-26 02:11:06 +0800261
262 nand0: nand@40000000 {
263 compatible = "atmel,at91rm9200-nand";
264 #address-cells = <1>;
265 #size-cells = <1>;
266 reg = <0x40000000 0x10000000
267 0xffffe200 0x200
268 >;
269 atmel,nand-addr-offset = <21>;
270 atmel,nand-cmd-offset = <22>;
271 gpios = <&pioC 8 0
272 &pioC 14 0
273 0
274 >;
275 status = "disabled";
276 };
Jean-Christophe PLAGNIOL-VILLARD6a062452011-11-21 06:55:18 +0800277
278 usb0: ohci@00700000 {
279 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
280 reg = <0x00700000 0x100000>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200281 interrupts = <22 4 2>;
Jean-Christophe PLAGNIOL-VILLARD6a062452011-11-21 06:55:18 +0800282 status = "disabled";
283 };
Jean-Christophe PLAGNIOL-VILLARD62c55532011-11-22 12:11:13 +0800284
285 usb1: ehci@00800000 {
286 compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
287 reg = <0x00800000 0x100000>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200288 interrupts = <22 4 2>;
Jean-Christophe PLAGNIOL-VILLARD62c55532011-11-22 12:11:13 +0800289 status = "disabled";
290 };
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200291 };
Jean-Christophe PLAGNIOL-VILLARD8f24bda2012-02-05 18:32:37 +0800292
293 i2c@0 {
294 compatible = "i2c-gpio";
295 gpios = <&pioA 20 0 /* sda */
296 &pioA 21 0 /* scl */
297 >;
298 i2c-gpio,sda-open-drain;
299 i2c-gpio,scl-open-drain;
300 i2c-gpio,delay-us = <5>; /* ~100 kHz */
301 #address-cells = <1>;
302 #size-cells = <0>;
303 status = "disabled";
304 };
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200305};