Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm / 75de0c37098e45817f4b17a2623e3ef349539d24 / . / arch / arm / boot / dts / msm8610.dtsi
blob: 6aa87cebe18427d4085ffadb9c0c243c13e8042e [file] [log] [blame]
Syed Rameez Mustafa3971c142013-01-09 19:04:53 -0800[diff] [blame]1/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
12
13/include/ "skeleton.dtsi"
Olav Haugan54166782013-01-28 16:59:51 -0800[diff] [blame]14/include/ "msm-iommu-v0.dtsi"
Syed Rameez Mustafa3971c142013-01-09 19:04:53 -0800[diff] [blame]15/include/ "msm8610-ion.dtsi"
Matt Wagantall1bf56932012-11-29 15:03:29 -0800[diff] [blame]16/include/ "msm-gdsc.dtsi"
Aparna Dasd16555b2013-03-06 15:46:38 -0800[diff] [blame]17/include/ "msm8610-coresight.dtsi"
Praveen Chidambarama1f98282012-11-29 09:56:57 -0700[diff] [blame]18/include/ "msm8610-pm.dtsi"
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]19
20/ {
Syed Rameez Mustafa3971c142013-01-09 19:04:53 -0800[diff] [blame]21 model = "Qualcomm MSM 8610";
22 compatible = "qcom,msm8610";
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]23 interrupt-parent = <&intc>;
24
25 intc: interrupt-controller@f9000000 {
26 compatible = "qcom,msm-qgic2";
27 interrupt-controller;
28 #interrupt-cells = <3>;
29 reg = <0xf9000000 0x1000>,
30 <0xf9002000 0x1000>;
31 };
32
33 msmgpio: gpio@fd510000 {
34 compatible = "qcom,msm-gpio";
35 interrupt-controller;
36 #interrupt-cells = <2>;
37 reg = <0xfd510000 0x4000>;
Syed Rameez Mustafa86cccfc2012-12-10 18:06:08 -0800[diff] [blame]38 gpio-controller;
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]39 #gpio-cells = <2>;
Rohit Vaswani341c2032012-11-08 18:49:29 -0800[diff] [blame]40 ngpio = <102>;
Rohit Vaswanid2001522012-12-05 19:23:44 -0800[diff] [blame]41 interrupts = <0 208 0>;
Rohit Vaswanied0a4ef2012-12-11 15:14:42 -0800[diff] [blame]42 qcom,direct-connect-irqs = <8>;
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]43 };
44
Gilad Avidovf58f1832013-01-09 17:31:28 -0700[diff] [blame]45 aliases {
46 spi0 = &spi_0;
47 };
48
Syed Rameez Mustafafd9ac032012-10-10 17:52:07 -0700[diff] [blame]49 timer {
Syed Rameez Mustafa0824d6c2012-11-29 18:53:56 -0800[diff] [blame]50 compatible = "arm,armv7-timer";
Syed Rameez Mustafafd9ac032012-10-10 17:52:07 -0700[diff] [blame]51 interrupts = <1 2 0 1 3 0>;
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]52 clock-frequency = <19200000>;
53 };
54
Arun Menon2a7e3772013-01-17 12:06:59 -0800[diff] [blame]55 qcom,msm-adsp-loader {
56 compatible = "qcom,adsp-loader";
57 qcom,adsp-state = <0>;
58 };
59
Abhimanyu Kapur032b1f42013-01-18 00:10:50 -0800[diff] [blame]60 qcom,msm-imem@fe805000 {
61 compatible = "qcom,msm-imem";
62 reg = <0xfe805000 0x1000>; /* Address and size of IMEM */
63 };
64
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]65 serial@f991f000 {
66 compatible = "qcom,msm-lsuart-v14";
67 reg = <0xf991f000 0x1000>;
68 interrupts = <0 109 0>;
69 status = "disabled";
70 };
Mayank Rana55db0cb2012-10-15 16:50:06 +0530[diff] [blame]71
Arun Menon8e25dd42013-01-11 14:11:54 -0800[diff] [blame]72 qcom,vidc@fdc00000 {
73 compatible = "qcom,msm-vidc";
74 hfi = "q6";
75 };
76
Mayank Rana55db0cb2012-10-15 16:50:06 +0530[diff] [blame]77 usb@f9a55000 {
78 compatible = "qcom,hsusb-otg";
79 reg = <0xf9a55000 0x400>;
Mayank Rana33d26662013-01-17 10:22:25 +0530[diff] [blame]80 interrupts = <0 134 0>, <0 140 0>;
81 interrupt-names = "core_irq", "async_irq";
Mayank Rana76c6ce22012-11-07 17:07:58 +0530[diff] [blame]82 HSUSB_VDDCX-supply = <&pm8110_s1>;
83 HSUSB_1p8-supply = <&pm8110_l10>;
84 HSUSB_3p3-supply = <&pm8110_l20>;
Mayank Rana55db0cb2012-10-15 16:50:06 +0530[diff] [blame]85
86 qcom,hsusb-otg-phy-type = <2>;
87 qcom,hsusb-otg-mode = <1>;
88 qcom,hsusb-otg-otg-control = <1>;
89 qcom,hsusb-otg-disable-reset;
90 };
91
Mayank Ranacc0c5452013-01-29 16:41:53 +0530[diff] [blame]92 android_usb@fe8050c8 {
Mayank Rana55db0cb2012-10-15 16:50:06 +0530[diff] [blame]93 compatible = "qcom,android-usb";
Mayank Ranacc0c5452013-01-29 16:41:53 +0530[diff] [blame]94 reg = <0xfe8050c8 0xc8>;
Mayank Rana55db0cb2012-10-15 16:50:06 +0530[diff] [blame]95 };
96
Oluwafemi Adeyemi58289bf2012-10-16 17:24:33 -0700[diff] [blame]97 sdcc1: qcom,sdcc@f9824000 {
98 cell-index = <1>; /* SDC1 eMMC slot */
99 compatible = "qcom,msm-sdcc";
Oluwafemi Adeyemi4641e7f2012-11-28 16:12:56 -0800[diff] [blame]100 reg = <0xf9824000 0x800>,
101 <0xf9824800 0x100>,
102 <0xf9804000 0x7000>;
103 reg-names = "core_mem", "dml_mem", "bam_mem";
104 interrupts = <0 123 0>, <0 137 0>;
105 interrupt-names = "core_irq", "bam_irq";
Oluwafemi Adeyemi58289bf2012-10-16 17:24:33 -0700[diff] [blame]106
Oluwafemi Adeyemid0035622012-11-02 12:07:06 -0700[diff] [blame]107 vdd-supply = <&pm8110_l17>;
108 qcom,vdd-always-on;
109 qcom,vdd-lpm-sup;
110 qcom,vdd-voltage-level = <2900000 2900000>;
111 qcom,vdd-current-level = <9000 400000>;
112
113 vdd-io-supply = <&pm8110_l6>;
114 qcom,vdd-io-always-on;
115 qcom,vdd-io-lpm-sup;
116 qcom,vdd-io-voltage-level = <1800000 1800000>;
117 qcom,vdd-io-current-level = <9000 60000>;
118
Oluwafemi Adeyemi6cdfdb82012-11-02 13:36:29 -0700[diff] [blame]119 qcom,pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
120 qcom,pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
121 qcom,pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
122 qcom,pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */
Oluwafemi Adeyemi58289bf2012-10-16 17:24:33 -0700[diff] [blame]123
Oluwafemi Adeyemi6cdfdb82012-11-02 13:36:29 -0700[diff] [blame]124 qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;
Oluwafemi Adeyemid0035622012-11-02 12:07:06 -0700[diff] [blame]125 qcom,sup-voltages = <2900 2900>;
Oluwafemi Adeyemi6cdfdb82012-11-02 13:36:29 -0700[diff] [blame]126 qcom,bus-width = <8>;
127 qcom,nonremovable;
128 qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
Oluwafemi Adeyemi58289bf2012-10-16 17:24:33 -0700[diff] [blame]129 };
130
131 sdcc2: qcom,sdcc@f98a4000 {
132 cell-index = <2>; /* SDC2 SD card slot */
133 compatible = "qcom,msm-sdcc";
Oluwafemi Adeyemi4641e7f2012-11-28 16:12:56 -0800[diff] [blame]134 reg = <0xf98a4000 0x800>,
135 <0xf98a4800 0x100>,
136 <0xf9884000 0x7000>;
137 reg-names = "core_mem", "dml_mem", "bam_mem";
138 interrupts = <0 125 0>, <0 220 0>;
139 interrupt-names = "core_irq", "bam_irq";
Oluwafemi Adeyemi58289bf2012-10-16 17:24:33 -0700[diff] [blame]140
Oluwafemi Adeyemid0035622012-11-02 12:07:06 -0700[diff] [blame]141 vdd-supply = <&pm8110_l18>;
142 qcom,vdd-voltage-level = <2950000 2950000>;
143 qcom,vdd-current-level = <9000 400000>;
144
145 vdd-io-supply = <&pm8110_l21>;
146 qcom,vdd-io-voltage-level = <1800000 2950000>;
147 qcom,vdd-io-current-level = <9000 50000>;
148
Oluwafemi Adeyemi6cdfdb82012-11-02 13:36:29 -0700[diff] [blame]149 qcom,pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
150 qcom,pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
151 qcom,pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
152 qcom,pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */
Oluwafemi Adeyemi58289bf2012-10-16 17:24:33 -0700[diff] [blame]153
Oluwafemi Adeyemi6cdfdb82012-11-02 13:36:29 -0700[diff] [blame]154 qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;
155 qcom,sup-voltages = <2950 2950>;
156 qcom,bus-width = <4>;
157 qcom,xpc;
158 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
159 qcom,current-limit = <800>;
Oluwafemi Adeyemi58289bf2012-10-16 17:24:33 -0700[diff] [blame]160 };
161
Yan He6c7304c2012-11-09 22:07:08 -0800[diff] [blame]162 qcom,sps {
163 compatible = "qcom,msm_sps";
164 qcom,device-type = <3>;
165 };
166
Jeff Hugo6a289a32012-11-29 16:16:47 -0700[diff] [blame]167 qcom,smem@d600000 {
Jeff Hugo818d0f72012-11-05 14:19:28 -0700[diff] [blame]168 compatible = "qcom,smem";
Jeff Hugo6a289a32012-11-29 16:16:47 -0700[diff] [blame]169 reg = <0xd600000 0x200000>,
Stepan Moskovchenkod6ee8262013-02-06 11:26:05 -0800[diff] [blame]170 <0xf9011000 0x1000>,
Jeff Hugo818d0f72012-11-05 14:19:28 -0700[diff] [blame]171 <0xfc428000 0x4000>;
172 reg-names = "smem", "irq-reg-base", "aux-mem1";
173
174 qcom,smd-modem {
175 compatible = "qcom,smd";
176 qcom,smd-edge = <0>;
177 qcom,smd-irq-offset = <0x8>;
178 qcom,smd-irq-bitmask = <0x1000>;
179 qcom,pil-string = "modem";
180 interrupts = <0 25 1>;
181 };
182
183 qcom,smsm-modem {
184 compatible = "qcom,smsm";
185 qcom,smsm-edge = <0>;
186 qcom,smsm-irq-offset = <0x8>;
187 qcom,smsm-irq-bitmask = <0x2000>;
188 interrupts = <0 26 1>;
189 };
190
191 qcom,smd-adsp {
192 compatible = "qcom,smd";
193 qcom,smd-edge = <1>;
194 qcom,smd-irq-offset = <0x8>;
195 qcom,smd-irq-bitmask = <0x100>;
196 qcom,pil-string = "adsp";
197 interrupts = <0 156 1>;
198 };
199
200 qcom,smsm-adsp {
201 compatible = "qcom,smsm";
202 qcom,smsm-edge = <1>;
203 qcom,smsm-irq-offset = <0x8>;
204 qcom,smsm-irq-bitmask = <0x200>;
205 interrupts = <0 157 1>;
206 };
207
208 qcom,smd-wcnss {
209 compatible = "qcom,smd";
210 qcom,smd-edge = <6>;
211 qcom,smd-irq-offset = <0x8>;
212 qcom,smd-irq-bitmask = <0x20000>;
213 qcom,pil-string = "wcnss";
214 interrupts = <0 142 1>;
215 };
216
217 qcom,smsm-wcnss {
218 compatible = "qcom,smsm";
219 qcom,smsm-edge = <6>;
220 qcom,smsm-irq-offset = <0x8>;
221 qcom,smsm-irq-bitmask = <0x80000>;
222 interrupts = <0 144 1>;
223 };
224
225 qcom,smd-rpm {
226 compatible = "qcom,smd";
227 qcom,smd-edge = <15>;
228 qcom,smd-irq-offset = <0x8>;
229 qcom,smd-irq-bitmask = <0x1>;
230 interrupts = <0 168 1>;
231 qcom,irq-no-suspend;
232 };
David Ng5a3cb232012-12-03 16:42:53 -0800[diff] [blame]233 };
Hanumant Singh4e334c82012-11-14 10:16:39 -0800[diff] [blame]234
Praveen Chidambarama1f98282012-11-29 09:56:57 -0700[diff] [blame]235 rpm_bus: qcom,rpm-smd {
236 compatible = "qcom,rpm-smd";
237 rpm-channel-name = "rpm_requests";
238 rpm-channel-type = <15>; /* SMD_APPS_RPM */
Praveen Chidambarama1f98282012-11-29 09:56:57 -0700[diff] [blame]239 };
240
Olav Haugan8340d932013-01-25 12:03:11 -0800[diff] [blame]241 qcom,msm-mem-hole {
242 compatible = "qcom,msm-mem-hole";
243 qcom,memblock-remove = <0x07C00000 0x6000000>; /* Address and Size of Hole */
244 };
245
Hanumant Singh4e334c82012-11-14 10:16:39 -0800[diff] [blame]246 qcom,wdt@f9017000 {
247 compatible = "qcom,msm-watchdog";
248 reg = <0xf9017000 0x1000>;
249 interrupts = <0 3 0>, <0 4 0>;
250 qcom,bark-time = <11000>;
251 qcom,pet-time = <10000>;
Mitchel Humpherys1be23802012-11-16 15:52:32 -0800[diff] [blame]252 qcom,ipi-ping;
Jeff Hugo818d0f72012-11-05 14:19:28 -0700[diff] [blame]253 };
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -0700[diff] [blame]254
Vikram Mulukutlaa3cebff2013-01-28 13:54:54 -0800[diff] [blame]255 qcom,acpuclk@f9011050 {
256 compatible = "qcom,acpuclk-a7";
257 reg = <0xf9011050 0x8>;
258 reg-names = "rcg_base";
259 a7_cpu-supply = <&pm8110_s2>;
260 a7_mem-supply = <&pm8110_l3>;
261 };
262
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -0700[diff] [blame]263 spmi_bus: qcom,spmi@fc4c0000 {
264 cell-index = <0>;
265 compatible = "qcom,spmi-pmic-arb";
Kenneth Heitke366b8a42012-12-18 13:51:37 -0700[diff] [blame]266 reg-names = "core", "intr", "cnfg";
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -0700[diff] [blame]267 reg = <0xfc4cf000 0x1000>,
Kenneth Heitke366b8a42012-12-18 13:51:37 -0700[diff] [blame]268 <0Xfc4cb000 0x1000>,
269 <0Xfc4ca000 0x1000>;
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -0700[diff] [blame]270 /* 190,ee0_krait_hlos_spmi_periph_irq */
271 /* 187,channel_0_krait_hlos_trans_done_irq */
272 interrupts = <0 190 0>, <0 187 0>;
273 qcom,not-wakeup;
274 qcom,pmic-arb-ee = <0>;
275 qcom,pmic-arb-channel = <0>;
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -0700[diff] [blame]276 };
277
Gilad Avidovf84f2792013-01-31 13:26:39 -0700[diff] [blame]278 i2c@f9925000 { /* BLSP-1 QUP-3 */
279 cell-index = <0>;
280 compatible = "qcom,i2c-qup";
281 #address-cells = <1>;
282 #size-cells = <0>;
283 reg-names = "qup_phys_addr";
284 reg = <0xf9925000 0x1000>;
285 interrupt-names = "qup_err_intr";
286 interrupts = <0 97 0>;
287 qcom,i2c-bus-freq = <100000>;
288 };
289
Gilad Avidovf58f1832013-01-09 17:31:28 -0700[diff] [blame]290
291 spi_0: spi@f9923000 { /* BLSP1 QUP1 */
292 compatible = "qcom,spi-qup-v2";
293 #address-cells = <1>;
294 #size-cells = <0>;
295 reg-names = "spi_physical", "spi_bam_physical";
296 reg = <0xf9923000 0x1000>,
297 <0xf9904000 0xF000>;
298 interrupt-names = "spi_irq", "spi_bam_irq";
299 interrupts = <0 95 0>, <0 238 0>;
300 spi-max-frequency = <19200000>;
301
302 gpios = <&msmgpio 3 0>, /* CLK */
303 <&msmgpio 1 0>, /* MISO */
304 <&msmgpio 0 0>; /* MOSI */
305 cs-gpios = <&msmgpio 2 0>;
306
307 qcom,infinite-mode = <0>;
308 qcom,use-bam;
309 qcom,ver-reg-exists;
310 qcom,bam-consumer-pipe-index = <12>;
311 qcom,bam-producer-pipe-index = <13>;
312 };
313
Vikram Mulukutla1ac32fd2013-01-28 10:03:58 -0800[diff] [blame]314 qcom,pronto@fb21b000 {
315 compatible = "qcom,pil-pronto";
316 reg = <0xfb21b000 0x3000>,
317 <0xfc401700 0x4>,
318 <0xfd485300 0xc>;
319 reg-names = "pmu_base", "clk_base", "halt_base";
320 interrupts = <0 149 1>;
321 vdd_pronto_pll-supply = <&pm8110_l10>;
322
323 qcom,firmware-name = "wcnss";
324 };
325
Fred Oh92b18a02013-01-22 13:29:41 -0800[diff] [blame]326 sound {
327 compatible = "qcom,msm8x10-audio-codec";
328 qcom,model = "msm8x10-snd-card";
329 };
330
331 qcom,msm-pcm {
332 compatible = "qcom,msm-pcm-dsp";
333 };
334
335 qcom,msm-pcm-routing {
336 compatible = "qcom,msm-pcm-routing";
337 };
338
339 qcom,msm-pcm-lpa {
340 compatible = "qcom,msm-pcm-lpa";
341 };
342
343 qcom,msm-compr-dsp {
344 compatible = "qcom,msm-compr-dsp";
345 };
346
347 qcom,msm-voip-dsp {
348 compatible = "qcom,msm-voip-dsp";
349 };
350
351 qcom,msm-pcm-voice {
352 compatible = "qcom,msm-pcm-voice";
353 };
354
355 qcom,msm-stub-codec {
356 compatible = "qcom,msm-stub-codec";
357 };
358
359 qcom,msm-dai-fe {
360 compatible = "qcom,msm-dai-fe";
361 };
362
363 qcom,msm-pcm-afe {
364 compatible = "qcom,msm-pcm-afe";
365 };
366
367 qcom,msm-dai-mi2s {
368 compatible = "qcom,msm-dai-mi2s";
369 qcom,msm-dai-q6-mi2s-prim {
370 compatible = "qcom,msm-dai-q6-mi2s";
371 qcom,msm-dai-q6-mi2s-dev-id = <0>;
372 qcom,msm-mi2s-rx-lines = <1>;
373 qcom,msm-mi2s-tx-lines = <0>;
374 };
375
376 qcom,msm-dai-q6-mi2s-sec {
377 compatible = "qcom,msm-dai-q6-mi2s";
378 qcom,msm-dai-q6-mi2s-dev-id = <1>;
379 qcom,msm-mi2s-rx-lines = <0>;
380 qcom,msm-mi2s-tx-lines = <3>;
381 };
382 };
383
384 qcom,msm-dai-q6 {
385 compatible = "qcom,msm-dai-q6";
386 qcom,msm-dai-q6-bt-sco-rx {
387 compatible = "qcom,msm-dai-q6-dev";
388 qcom,msm-dai-q6-dev-id = <12288>;
389 };
390
391 qcom,msm-dai-q6-bt-sco-tx {
392 compatible = "qcom,msm-dai-q6-dev";
393 qcom,msm-dai-q6-dev-id = <12289>;
394 };
395
396 qcom,msm-dai-q6-int-fm-rx {
397 compatible = "qcom,msm-dai-q6-dev";
398 qcom,msm-dai-q6-dev-id = <12292>;
399 };
400
401 qcom,msm-dai-q6-int-fm-tx {
402 compatible = "qcom,msm-dai-q6-dev";
403 qcom,msm-dai-q6-dev-id = <12293>;
404 };
405
406 qcom,msm-dai-q6-be-afe-pcm-rx {
407 compatible = "qcom,msm-dai-q6-dev";
408 qcom,msm-dai-q6-dev-id = <224>;
409 };
410
411 qcom,msm-dai-q6-be-afe-pcm-tx {
412 compatible = "qcom,msm-dai-q6-dev";
413 qcom,msm-dai-q6-dev-id = <225>;
414 };
415
416 qcom,msm-dai-q6-afe-proxy-rx {
417 compatible = "qcom,msm-dai-q6-dev";
418 qcom,msm-dai-q6-dev-id = <241>;
419 };
420
421 qcom,msm-dai-q6-afe-proxy-tx {
422 compatible = "qcom,msm-dai-q6-dev";
423 qcom,msm-dai-q6-dev-id = <240>;
424 };
425 };
426
427 qcom,msm-pcm-hostless {
428 compatible = "qcom,msm-pcm-hostless";
429 };
430
Vikram Mulukutla36d2dc42012-11-16 15:36:00 -0800[diff] [blame]431 qcom,lpass@fe200000 {
432 compatible = "qcom,pil-q6v5-lpass";
433 reg = <0xfe200000 0x00100>,
434 <0xfd485100 0x00010>;
435 reg-names = "qdsp6_base", "halt_base";
436 interrupts = <0 162 1>;
Matt Wagantall6c515982013-01-29 14:58:43 -0800[diff] [blame]437 vdd_cx-supply = <&pm8110_s1_corner>;
Vikram Mulukutla36d2dc42012-11-16 15:36:00 -0800[diff] [blame]438 qcom,firmware-name = "adsp";
439 };
Siddartha Mohanadossf7d2f4d2013-03-11 22:10:15 -0700[diff] [blame]440
441 tsens: tsens@fc4a8000 {
442 compatible = "qcom,msm-tsens";
443 reg = <0xfc4a8000 0x2000>,
444 <0xfc4b8000 0x1000>;
445 reg-names = "tsens_physical", "tsens_eeprom_physical";
446 interrupts = <0 184 0>;
447 qcom,sensors = <2>;
448 qcom,slope = <2901 2846>;
449 qcom,calib-mode = "fuse_map2";
450 qcom,calibration-less-mode;
Siddartha Mohanadoss0ca83312013-03-14 11:43:18 -0700[diff] [blame]451 qcom,tsens-local-init;
Siddartha Mohanadossf7d2f4d2013-03-11 22:10:15 -0700[diff] [blame]452 };
453
Syed Rameez Mustafad3935822012-10-09 11:23:20 -0700[diff] [blame]454};
David Collinsc6b34832012-10-24 12:57:57 -0700[diff] [blame]455
Matt Wagantall1bf56932012-11-29 15:03:29 -0800[diff] [blame]456&gdsc_vfe {
457 status = "ok";
458};
459
460&gdsc_oxili_cx {
461 status = "ok";
462};
463
Olav Haugan9c255522012-11-16 16:43:17 -0800[diff] [blame]464&lpass_iommu {
465 status = "ok";
466};
467
468&copss_iommu {
469 status = "ok";
470};
471
472&mdpe_iommu {
473 status = "ok";
474};
475
476&mdps_iommu {
477 status = "ok";
478};
479
480&gfx_iommu {
481 status = "ok";
482};
483
484&vfe_iommu {
485 status = "ok";
486};
487
Syed Rameez Mustafa3971c142013-01-09 19:04:53 -0800[diff] [blame]488/include/ "msm8610-iommu-domains.dtsi"
Olav Haugan4bc4b692012-12-10 18:29:35 -0800[diff] [blame]489
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -0700[diff] [blame]490/include/ "msm-pm8110.dtsi"
Xiaozhe Shi1581a7b2013-02-21 15:17:57 -0800[diff] [blame]491/include/ "msm8610-regulator.dtsi"
Siddartha Mohanadoss0f664a82013-03-11 22:52:01 -0700[diff] [blame]492
493&pm8110_vadc {
494 chan@0 {
495 label = "usb_in";
496 reg = <0>;
497 qcom,decimation = <0>;
498 qcom,pre-div-channel-scaling = <4>;
499 qcom,calibration-type = "absolute";
500 qcom,scale-function = <0>;
501 qcom,hw-settle-time = <0>;
502 qcom,fast-avg-setup = <0>;
503 };
504
505 chan@2 {
506 label = "vchg_sns";
507 reg = <2>;
508 qcom,decimation = <0>;
509 qcom,pre-div-channel-scaling = <3>;
510 qcom,calibration-type = "absolute";
511 qcom,scale-function = <0>;
512 qcom,hw-settle-time = <0>;
513 qcom,fast-avg-setup = <0>;
514 };
515
516 chan@5 {
517 label = "vcoin";
518 reg = <5>;
519 qcom,decimation = <0>;
520 qcom,pre-div-channel-scaling = <1>;
521 qcom,calibration-type = "absolute";
522 qcom,scale-function = <0>;
523 qcom,hw-settle-time = <0>;
524 qcom,fast-avg-setup = <0>;
525 };
526
527 chan@6 {
528 label = "vbat_sns";
529 reg = <6>;
530 qcom,decimation = <0>;
531 qcom,pre-div-channel-scaling = <1>;
532 qcom,calibration-type = "absolute";
533 qcom,scale-function = <0>;
534 qcom,hw-settle-time = <0>;
535 qcom,fast-avg-setup = <0>;
536 };
537
538 chan@7 {
539 label = "vph_pwr";
540 reg = <7>;
541 qcom,decimation = <0>;
542 qcom,pre-div-channel-scaling = <1>;
543 qcom,calibration-type = "absolute";
544 qcom,scale-function = <0>;
545 qcom,hw-settle-time = <0>;
546 qcom,fast-avg-setup = <0>;
547 };
548
549 chan@30 {
550 label = "batt_therm";
551 reg = <0x30>;
552 qcom,decimation = <0>;
553 qcom,pre-div-channel-scaling = <0>;
554 qcom,calibration-type = "ratiometric";
555 qcom,scale-function = <1>;
556 qcom,hw-settle-time = <2>;
557 qcom,fast-avg-setup = <0>;
558 };
559
560 chan@31 {
561 label = "batt_id";
562 reg = <0x31>;
563 qcom,decimation = <0>;
564 qcom,pre-div-channel-scaling = <0>;
565 qcom,calibration-type = "ratiometric";
566 qcom,scale-function = <0>;
567 qcom,hw-settle-time = <2>;
568 qcom,fast-avg-setup = <0>;
569 };
570
571 chan@b2 {
572 label = "xo_therm_pu2";
573 reg = <0xb2>;
574 qcom,decimation = <0>;
575 qcom,pre-div-channel-scaling = <0>;
576 qcom,calibration-type = "ratiometric";
577 qcom,scale-function = <4>;
578 qcom,hw-settle-time = <2>;
579 qcom,fast-avg-setup = <0>;
580 };
581};
582
583