blob: 6324dff0ced24605fca854a548e991d042c0bc68 [file] [log] [blame]
Ohad Ben-Cohenab493a02011-06-02 02:48:05 +03001# IOMMU_API always gets selected by whoever wants it.
2config IOMMU_API
3 bool
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +03004
Joerg Roedel68255b62011-06-14 15:51:54 +02005menuconfig IOMMU_SUPPORT
6 bool "IOMMU Hardware Support"
7 default y
8 ---help---
9 Say Y here if you want to compile device drivers for IO Memory
10 Management Units into the kernel. These devices usually allow to
11 remap DMA requests and/or remap interrupts from other devices on the
12 system.
13
14if IOMMU_SUPPORT
15
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030016# MSM IOMMU support
Olav Haugan0858ae02013-06-04 16:51:50 -070017
18# MSM_IOMMU always gets selected by whoever wants it.
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030019config MSM_IOMMU
Olav Haugan0858ae02013-06-04 16:51:50 -070020 bool
21
22# MSM IOMMUv0 support
23config MSM_IOMMU_V0
24 bool "MSM IOMMUv0 Support"
25 depends on ARCH_MSM8X60 || ARCH_MSM8960 || ARCH_APQ8064 || ARCH_MSM8610
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030026 select IOMMU_API
Olav Haugan0858ae02013-06-04 16:51:50 -070027 select MSM_IOMMU
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030028 help
Olav Haugan0858ae02013-06-04 16:51:50 -070029 Support for the IOMMUs (v0) found on certain Qualcomm SOCs.
30 These IOMMUs allow virtualization of the address space used by most
31 cores within the multimedia subsystem.
32
33 If unsure, say N here.
34
35# MSM IOMMUv1 support
36config MSM_IOMMU_V1
37 bool "MSM IOMMUv1 Support"
38 depends on ARCH_MSM8974 || ARCH_MPQ8092 || ARCH_MSM8226 || ARCH_APQ8084
39 select IOMMU_API
40 select MSM_IOMMU
41 help
42 Support for the IOMMUs (v1) found on certain Qualcomm SOCs.
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030043 These IOMMUs allow virtualization of the address space used by most
44 cores within the multimedia subsystem.
45
46 If unsure, say N here.
47
Olav Haugan65209cd2012-11-07 15:02:56 -080048# MSM IOMMU CPU-GPU sync programming support
49config MSM_IOMMU_GPU_SYNC
50 bool "MSM IOMMU CPU-GPU Sync Support"
Olav Haugan0858ae02013-06-04 16:51:50 -070051 depends on (ARCH_MSM8X60 || ARCH_MSM8960 || ARCH_APQ8064 || ARCH_MSM8930) && MSM_IOMMU_V0 && MSM_REMOTE_SPINLOCK_SFPB
Olav Haugan65209cd2012-11-07 15:02:56 -080052 help
53 Say Y here if you want to synchronize access to IOMMU configuration
54 port between CPU and GPU. CPU will grab a remote spinlock before
55 accessing IOMMU configuration registers and GPU will do the same.
56
57 If unsure, say N here.
58
Olav Haugan99660ca2012-12-04 13:30:41 -080059config MSM_IOMMU_PMON
60 bool "MSM IOMMU Perfomance Monitoring Support"
Olav Haugan7a2f99c2013-02-04 14:43:26 -080061 depends on (ARCH_MSM8974 || ARCH_MSM8610 || ARCH_MSM8226) && MSM_IOMMU
Olav Haugan99660ca2012-12-04 13:30:41 -080062 help
63 Support for monitoring IOMMUs performance on certain Qualcomm SOCs.
64 It captures TLB statistics per context bank of the IOMMU as an
65 indication of its performance metric.
66
67 If unsure, say N here.
68
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030069config IOMMU_PGTABLES_L2
Steve Mucklef132c6c2012-06-06 18:30:57 -070070 bool "Allow SMMU page tables in the L2 cache (Experimental)"
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030071 depends on MSM_IOMMU && MMU && SMP && CPU_DCACHE_DISABLE=n
Steve Mucklef132c6c2012-06-06 18:30:57 -070072 help
73 Improves TLB miss latency at the expense of potential L2 pollution.
74 However, with large multimedia buffers, the TLB should mostly contain
75 section mappings and TLB misses should be quite infrequent.
76 Most people can probably say Y here.
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +030077
Olav Haugancaa12d32013-06-05 16:05:47 -070078config IOMMU_NON_SECURE
79 bool "Turns on programming of secure SMMU by kernel"
80 depends on MSM_IOMMU
81 help
82 Say Y here if you want the kernel to program all SMMUs regardless of
83 whether SMMUs are secure or not. A secure SMMU is an SMMU that has
84 its global address space programmed by the secure environment. In
85 addition some of the context banks might be owned/programmed by the
86 secure environment for a secure SMMU. Enabling this feature can be
87 used during testing when the secure environment is not available
88 and the kernel needs to program all the SMMUs.
89
90 If unsure, say N here.
91
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +030092# AMD IOMMU support
93config AMD_IOMMU
94 bool "AMD IOMMU support"
95 select SWIOTLB
96 select PCI_MSI
Joerg Roedel52815b72011-11-17 17:24:28 +010097 select PCI_ATS
98 select PCI_PRI
99 select PCI_PASID
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +0300100 select IOMMU_API
101 depends on X86_64 && PCI && ACPI
102 ---help---
103 With this option you can enable support for AMD IOMMU hardware in
104 your system. An IOMMU is a hardware component which provides
105 remapping of DMA memory accesses from devices. With an AMD IOMMU you
106 can isolate the the DMA memory of different devices and protect the
107 system from misbehaving device drivers or hardware.
108
109 You can find out if your system has an AMD IOMMU if you look into
110 your BIOS for an option to enable it or if you have an IVRS ACPI
111 table.
112
113config AMD_IOMMU_STATS
114 bool "Export AMD IOMMU statistics to debugfs"
115 depends on AMD_IOMMU
116 select DEBUG_FS
117 ---help---
118 This option enables code in the AMD IOMMU driver to collect various
119 statistics about whats happening in the driver and exports that
120 information to userspace via debugfs.
121 If unsure, say N.
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300122
Joerg Roedele3c495c2011-11-09 12:31:15 +0100123config AMD_IOMMU_V2
124 tristate "AMD IOMMU Version 2 driver (EXPERIMENTAL)"
Joerg Roedel8736b2c2011-11-24 16:21:52 +0100125 depends on AMD_IOMMU && PROFILING && EXPERIMENTAL
126 select MMU_NOTIFIER
Joerg Roedele3c495c2011-11-09 12:31:15 +0100127 ---help---
128 This option enables support for the AMD IOMMUv2 features of the IOMMU
129 hardware. Select this option if you want to use devices that support
130 the the PCI PRI and PASID interface.
131
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300132# Intel IOMMU support
Suresh Siddhad3f13812011-08-23 17:05:25 -0700133config DMAR_TABLE
134 bool
135
136config INTEL_IOMMU
137 bool "Support for Intel IOMMU using DMA Remapping Devices"
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300138 depends on PCI_MSI && ACPI && (X86 || IA64_GENERIC)
139 select IOMMU_API
Suresh Siddhad3f13812011-08-23 17:05:25 -0700140 select DMAR_TABLE
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300141 help
142 DMA remapping (DMAR) devices support enables independent address
143 translations for Direct Memory Access (DMA) from devices.
144 These DMA remapping devices are reported via ACPI tables
145 and include PCI device scope covered by these DMA
146 remapping devices.
147
Suresh Siddhad3f13812011-08-23 17:05:25 -0700148config INTEL_IOMMU_DEFAULT_ON
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300149 def_bool y
Suresh Siddhad3f13812011-08-23 17:05:25 -0700150 prompt "Enable Intel DMA Remapping Devices by default"
151 depends on INTEL_IOMMU
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300152 help
153 Selecting this option will enable a DMAR device at boot time if
154 one is found. If this option is not selected, DMAR support can
155 be enabled by passing intel_iommu=on to the kernel.
156
Suresh Siddhad3f13812011-08-23 17:05:25 -0700157config INTEL_IOMMU_BROKEN_GFX_WA
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300158 bool "Workaround broken graphics drivers (going away soon)"
Suresh Siddhad3f13812011-08-23 17:05:25 -0700159 depends on INTEL_IOMMU && BROKEN && X86
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300160 ---help---
161 Current Graphics drivers tend to use physical address
162 for DMA and avoid using DMA APIs. Setting this config
163 option permits the IOMMU driver to set a unity map for
164 all the OS-visible memory. Hence the driver can continue
165 to use physical addresses for DMA, at least until this
166 option is removed in the 2.6.32 kernel.
167
Suresh Siddhad3f13812011-08-23 17:05:25 -0700168config INTEL_IOMMU_FLOPPY_WA
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300169 def_bool y
Suresh Siddhad3f13812011-08-23 17:05:25 -0700170 depends on INTEL_IOMMU && X86
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300171 ---help---
172 Floppy disk drivers are known to bypass DMA API calls
173 thereby failing to work when IOMMU is enabled. This
174 workaround will setup a 1:1 mapping for the first
175 16MiB to make floppy (an ISA device) work.
176
Suresh Siddhad3f13812011-08-23 17:05:25 -0700177config IRQ_REMAP
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300178 bool "Support for Interrupt Remapping (EXPERIMENTAL)"
179 depends on X86_64 && X86_IO_APIC && PCI_MSI && ACPI && EXPERIMENTAL
Suresh Siddhad3f13812011-08-23 17:05:25 -0700180 select DMAR_TABLE
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300181 ---help---
182 Supports Interrupt remapping for IO-APIC and MSI devices.
183 To use x2apic mode in the CPU's which support x2APIC enhancements or
184 to support platforms with CPU's having > 8 bit APIC ID, say Y.
Joerg Roedel68255b62011-06-14 15:51:54 +0200185
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300186# OMAP IOMMU support
187config OMAP_IOMMU
188 bool "OMAP IOMMU Support"
Ohad Ben-Cohen024ae882011-08-29 07:57:44 +0300189 depends on ARCH_OMAP
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300190 select IOMMU_API
191
192config OMAP_IOVMM
Joerg Roedel7b6d45f2011-09-14 16:03:45 +0200193 tristate "OMAP IO Virtual Memory Manager Support"
194 depends on OMAP_IOMMU
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300195
196config OMAP_IOMMU_DEBUG
197 tristate "Export OMAP IOMMU/IOVMM internals in DebugFS"
198 depends on OMAP_IOVMM && DEBUG_FS
199 help
200 Select this to see extensive information about
201 the internal state of OMAP IOMMU/IOVMM in debugfs.
202
203 Say N unless you know you need this.
204
Hiroshi DOYUd53e54b2011-11-16 17:36:37 +0200205config TEGRA_IOMMU_GART
206 bool "Tegra GART IOMMU Support"
207 depends on ARCH_TEGRA_2x_SOC
208 select IOMMU_API
209 help
210 Enables support for remapping discontiguous physical memory
211 shared with the operating system into contiguous I/O virtual
212 space through the GART (Graphics Address Relocation Table)
213 hardware included on Tegra SoCs.
214
Hiroshi DOYU7a31f6f2011-11-17 07:31:31 +0200215config TEGRA_IOMMU_SMMU
216 bool "Tegra SMMU IOMMU Support"
217 depends on ARCH_TEGRA_3x_SOC
218 select IOMMU_API
219 help
220 Enables support for remapping discontiguous physical memory
221 shared with the operating system into contiguous I/O virtual
222 space through the SMMU (System Memory Management Unit)
223 hardware included on Tegra SoCs.
224
Joerg Roedel68255b62011-06-14 15:51:54 +0200225endif # IOMMU_SUPPORT