blob: 227919ccd91b8a238ecce390b33bdb568ca5e61f [file] [log] [blame]
Nate Begeman6cca84e2005-10-16 05:39:50 +00001//===-- PPCJITInfo.cpp - Implement the JIT interfaces for the PowerPC -----===//
Misha Brukmanb4402432005-04-21 23:30:14 +00002//
Chris Lattner8296c4c2004-11-23 06:02:06 +00003// The LLVM Compiler Infrastructure
4//
Chris Lattnerf3ebc3f2007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Misha Brukmanb4402432005-04-21 23:30:14 +00007//
Chris Lattner8296c4c2004-11-23 06:02:06 +00008//===----------------------------------------------------------------------===//
9//
10// This file implements the JIT interfaces for the 32-bit PowerPC target.
11//
12//===----------------------------------------------------------------------===//
13
14#define DEBUG_TYPE "jit"
Chris Lattner0aa794b2005-10-14 23:53:41 +000015#include "PPCJITInfo.h"
Chris Lattner6f3b9542005-10-14 23:59:06 +000016#include "PPCRelocations.h"
Nicolas Geoffraycff3e122007-05-29 16:33:18 +000017#include "PPCTargetMachine.h"
Chandler Carruth9fb823b2013-01-02 11:36:10 +000018#include "llvm/IR/Function.h"
Evan Chengf6acb342006-07-25 20:40:54 +000019#include "llvm/Support/Debug.h"
Torok Edwinfb8d6d52009-07-08 20:53:28 +000020#include "llvm/Support/ErrorHandling.h"
Chandler Carruthed0881b2012-12-03 16:50:05 +000021#include "llvm/Support/Memory.h"
Torok Edwinfb8d6d52009-07-08 20:53:28 +000022#include "llvm/Support/raw_ostream.h"
Chris Lattner8296c4c2004-11-23 06:02:06 +000023using namespace llvm;
24
25static TargetJITInfo::JITCompilerFn JITCompilerFunction;
26
27#define BUILD_ADDIS(RD,RS,IMM16) \
28 ((15 << 26) | ((RD) << 21) | ((RS) << 16) | ((IMM16) & 65535))
29#define BUILD_ORI(RD,RS,UIMM16) \
30 ((24 << 26) | ((RS) << 21) | ((RD) << 16) | ((UIMM16) & 65535))
Nate Begeman18f03292006-08-29 02:30:59 +000031#define BUILD_ORIS(RD,RS,UIMM16) \
32 ((25 << 26) | ((RS) << 21) | ((RD) << 16) | ((UIMM16) & 65535))
33#define BUILD_RLDICR(RD,RS,SH,ME) \
34 ((30 << 26) | ((RS) << 21) | ((RD) << 16) | (((SH) & 31) << 11) | \
Chris Lattner13535c22006-12-07 23:44:07 +000035 (((ME) & 63) << 6) | (1 << 2) | ((((SH) >> 5) & 1) << 1))
Chris Lattner8296c4c2004-11-23 06:02:06 +000036#define BUILD_MTSPR(RS,SPR) \
37 ((31 << 26) | ((RS) << 21) | ((SPR) << 16) | (467 << 1))
38#define BUILD_BCCTRx(BO,BI,LINK) \
39 ((19 << 26) | ((BO) << 21) | ((BI) << 16) | (528 << 1) | ((LINK) & 1))
Nate Begeman18f03292006-08-29 02:30:59 +000040#define BUILD_B(TARGET, LINK) \
41 ((18 << 26) | (((TARGET) & 0x00FFFFFF) << 2) | ((LINK) & 1))
Chris Lattner8296c4c2004-11-23 06:02:06 +000042
43// Pseudo-ops
44#define BUILD_LIS(RD,IMM16) BUILD_ADDIS(RD,0,IMM16)
Nate Begeman18f03292006-08-29 02:30:59 +000045#define BUILD_SLDI(RD,RS,IMM6) BUILD_RLDICR(RD,RS,IMM6,63-IMM6)
Chris Lattner8296c4c2004-11-23 06:02:06 +000046#define BUILD_MTCTR(RS) BUILD_MTSPR(RS,9)
47#define BUILD_BCTR(LINK) BUILD_BCCTRx(20,0,LINK)
48
Nate Begeman18f03292006-08-29 02:30:59 +000049static void EmitBranchToAt(uint64_t At, uint64_t To, bool isCall, bool is64Bit){
50 intptr_t Offset = ((intptr_t)To - (intptr_t)At) >> 2;
51 unsigned *AtI = (unsigned*)(intptr_t)At;
Chris Lattner8296c4c2004-11-23 06:02:06 +000052
Nate Begeman18f03292006-08-29 02:30:59 +000053 if (Offset >= -(1 << 23) && Offset < (1 << 23)) { // In range?
54 AtI[0] = BUILD_B(Offset, isCall); // b/bl target
55 } else if (!is64Bit) {
56 AtI[0] = BUILD_LIS(12, To >> 16); // lis r12, hi16(address)
57 AtI[1] = BUILD_ORI(12, 12, To); // ori r12, r12, lo16(address)
58 AtI[2] = BUILD_MTCTR(12); // mtctr r12
59 AtI[3] = BUILD_BCTR(isCall); // bctr/bctrl
60 } else {
61 AtI[0] = BUILD_LIS(12, To >> 48); // lis r12, hi16(address)
62 AtI[1] = BUILD_ORI(12, 12, To >> 32); // ori r12, r12, lo16(address)
63 AtI[2] = BUILD_SLDI(12, 12, 32); // sldi r12, r12, 32
64 AtI[3] = BUILD_ORIS(12, 12, To >> 16); // oris r12, r12, hi16(address)
65 AtI[4] = BUILD_ORI(12, 12, To); // ori r12, r12, lo16(address)
66 AtI[5] = BUILD_MTCTR(12); // mtctr r12
67 AtI[6] = BUILD_BCTR(isCall); // bctr/bctrl
68 }
Chris Lattner8296c4c2004-11-23 06:02:06 +000069}
70
Chris Lattner078b6f22004-11-24 21:01:46 +000071extern "C" void PPC32CompilationCallback();
Nate Begeman18f03292006-08-29 02:30:59 +000072extern "C" void PPC64CompilationCallback();
Chris Lattner078b6f22004-11-24 21:01:46 +000073
Bill Schmidt40f78a22013-07-28 03:23:32 +000074// The first clause of the preprocessor directive looks wrong, but it is
75// necessary when compiling this code on non-PowerPC hosts.
Bill Schmidt20573222013-07-28 02:13:24 +000076#if (!defined(__ppc__) && !defined(__powerpc__)) || defined(__powerpc64__) || defined(__ppc64__)
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +000077void PPC32CompilationCallback() {
78 llvm_unreachable("This is not a 32bit PowerPC, you can't execute this!");
79}
80#elif !defined(__ELF__)
Chris Lattner078b6f22004-11-24 21:01:46 +000081// CompilationCallback stub - We can't use a C function with inline assembly in
82// it, because we the prolog/epilog inserted by GCC won't work for us. Instead,
83// write our own wrapper, which does things our way, so we have complete control
84// over register saving and restoring.
85asm(
86 ".text\n"
87 ".align 2\n"
88 ".globl _PPC32CompilationCallback\n"
89"_PPC32CompilationCallback:\n"
Nate Begeman01364fb2006-05-02 04:50:05 +000090 // Make space for 8 ints r[3-10] and 13 doubles f[1-13] and the
91 // FIXME: need to save v[0-19] for altivec?
Nate Begeman18f03292006-08-29 02:30:59 +000092 // FIXME: could shrink frame
Nate Begeman01364fb2006-05-02 04:50:05 +000093 // Set up a proper stack frame
Jim Laskeye95909a2006-12-11 18:10:54 +000094 // FIXME Layout
Roman Divacky6874b262011-06-15 15:29:47 +000095 // PowerPC32 ABI linkage - 24 bytes
Jim Laskeye95909a2006-12-11 18:10:54 +000096 // parameters - 32 bytes
97 // 13 double registers - 104 bytes
98 // 8 int registers - 32 bytes
Jim Laskey6af22202006-12-10 13:09:42 +000099 "mflr r0\n"
Jim Laskeye95909a2006-12-11 18:10:54 +0000100 "stw r0, 8(r1)\n"
101 "stwu r1, -208(r1)\n"
Nate Begeman01364fb2006-05-02 04:50:05 +0000102 // Save all int arg registers
103 "stw r10, 204(r1)\n" "stw r9, 200(r1)\n"
104 "stw r8, 196(r1)\n" "stw r7, 192(r1)\n"
105 "stw r6, 188(r1)\n" "stw r5, 184(r1)\n"
106 "stw r4, 180(r1)\n" "stw r3, 176(r1)\n"
Chris Lattner078b6f22004-11-24 21:01:46 +0000107 // Save all call-clobbered FP regs.
Nate Begeman01364fb2006-05-02 04:50:05 +0000108 "stfd f13, 168(r1)\n" "stfd f12, 160(r1)\n"
109 "stfd f11, 152(r1)\n" "stfd f10, 144(r1)\n"
110 "stfd f9, 136(r1)\n" "stfd f8, 128(r1)\n"
111 "stfd f7, 120(r1)\n" "stfd f6, 112(r1)\n"
112 "stfd f5, 104(r1)\n" "stfd f4, 96(r1)\n"
113 "stfd f3, 88(r1)\n" "stfd f2, 80(r1)\n"
114 "stfd f1, 72(r1)\n"
115 // Arguments to Compilation Callback:
116 // r3 - our lr (address of the call instruction in stub plus 4)
117 // r4 - stub's lr (address of instruction that called the stub plus 4)
Chris Lattner09fecf92006-12-08 04:54:03 +0000118 // r5 - is64Bit - always 0.
Nate Begeman01364fb2006-05-02 04:50:05 +0000119 "mr r3, r0\n"
120 "lwz r2, 208(r1)\n" // stub's frame
121 "lwz r4, 8(r2)\n" // stub's lr
Nate Begeman18f03292006-08-29 02:30:59 +0000122 "li r5, 0\n" // 0 == 32 bit
Rafael Espindola9b7d4002013-02-15 14:08:43 +0000123 "bl _LLVMPPCCompilationCallback\n"
Nate Begeman01364fb2006-05-02 04:50:05 +0000124 "mtctr r3\n"
125 // Restore all int arg registers
126 "lwz r10, 204(r1)\n" "lwz r9, 200(r1)\n"
127 "lwz r8, 196(r1)\n" "lwz r7, 192(r1)\n"
128 "lwz r6, 188(r1)\n" "lwz r5, 184(r1)\n"
129 "lwz r4, 180(r1)\n" "lwz r3, 176(r1)\n"
130 // Restore all FP arg registers
131 "lfd f13, 168(r1)\n" "lfd f12, 160(r1)\n"
132 "lfd f11, 152(r1)\n" "lfd f10, 144(r1)\n"
133 "lfd f9, 136(r1)\n" "lfd f8, 128(r1)\n"
134 "lfd f7, 120(r1)\n" "lfd f6, 112(r1)\n"
135 "lfd f5, 104(r1)\n" "lfd f4, 96(r1)\n"
136 "lfd f3, 88(r1)\n" "lfd f2, 80(r1)\n"
137 "lfd f1, 72(r1)\n"
138 // Pop 3 frames off the stack and branch to target
139 "lwz r1, 208(r1)\n"
140 "lwz r2, 8(r1)\n"
141 "mtlr r2\n"
142 "bctr\n"
Chris Lattner078b6f22004-11-24 21:01:46 +0000143 );
Chris Lattner249edb82007-02-25 05:04:13 +0000144
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +0000145#else
146// ELF PPC 32 support
Chris Lattner249edb82007-02-25 05:04:13 +0000147
148// CompilationCallback stub - We can't use a C function with inline assembly in
149// it, because we the prolog/epilog inserted by GCC won't work for us. Instead,
150// write our own wrapper, which does things our way, so we have complete control
151// over register saving and restoring.
152asm(
153 ".text\n"
154 ".align 2\n"
155 ".globl PPC32CompilationCallback\n"
156"PPC32CompilationCallback:\n"
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000157 // Make space for 8 ints r[3-10] and 8 doubles f[1-8] and the
Chris Lattner249edb82007-02-25 05:04:13 +0000158 // FIXME: need to save v[0-19] for altivec?
159 // FIXME: could shrink frame
160 // Set up a proper stack frame
161 // FIXME Layout
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000162 // 8 double registers - 64 bytes
Chris Lattner249edb82007-02-25 05:04:13 +0000163 // 8 int registers - 32 bytes
164 "mflr 0\n"
165 "stw 0, 4(1)\n"
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000166 "stwu 1, -104(1)\n"
Chris Lattner249edb82007-02-25 05:04:13 +0000167 // Save all int arg registers
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000168 "stw 10, 100(1)\n" "stw 9, 96(1)\n"
169 "stw 8, 92(1)\n" "stw 7, 88(1)\n"
170 "stw 6, 84(1)\n" "stw 5, 80(1)\n"
171 "stw 4, 76(1)\n" "stw 3, 72(1)\n"
Chris Lattner249edb82007-02-25 05:04:13 +0000172 // Save all call-clobbered FP regs.
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000173 "stfd 8, 64(1)\n"
174 "stfd 7, 56(1)\n" "stfd 6, 48(1)\n"
175 "stfd 5, 40(1)\n" "stfd 4, 32(1)\n"
176 "stfd 3, 24(1)\n" "stfd 2, 16(1)\n"
177 "stfd 1, 8(1)\n"
Chris Lattner249edb82007-02-25 05:04:13 +0000178 // Arguments to Compilation Callback:
179 // r3 - our lr (address of the call instruction in stub plus 4)
180 // r4 - stub's lr (address of instruction that called the stub plus 4)
181 // r5 - is64Bit - always 0.
182 "mr 3, 0\n"
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000183 "lwz 5, 104(1)\n" // stub's frame
184 "lwz 4, 4(5)\n" // stub's lr
Chris Lattner249edb82007-02-25 05:04:13 +0000185 "li 5, 0\n" // 0 == 32 bit
Rafael Espindola9b7d4002013-02-15 14:08:43 +0000186 "bl LLVMPPCCompilationCallback\n"
Chris Lattner249edb82007-02-25 05:04:13 +0000187 "mtctr 3\n"
188 // Restore all int arg registers
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000189 "lwz 10, 100(1)\n" "lwz 9, 96(1)\n"
190 "lwz 8, 92(1)\n" "lwz 7, 88(1)\n"
191 "lwz 6, 84(1)\n" "lwz 5, 80(1)\n"
192 "lwz 4, 76(1)\n" "lwz 3, 72(1)\n"
Chris Lattner249edb82007-02-25 05:04:13 +0000193 // Restore all FP arg registers
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000194 "lfd 8, 64(1)\n"
195 "lfd 7, 56(1)\n" "lfd 6, 48(1)\n"
196 "lfd 5, 40(1)\n" "lfd 4, 32(1)\n"
197 "lfd 3, 24(1)\n" "lfd 2, 16(1)\n"
198 "lfd 1, 8(1)\n"
Chris Lattner249edb82007-02-25 05:04:13 +0000199 // Pop 3 frames off the stack and branch to target
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000200 "lwz 1, 104(1)\n"
201 "lwz 0, 4(1)\n"
202 "mtlr 0\n"
Chris Lattner249edb82007-02-25 05:04:13 +0000203 "bctr\n"
204 );
Nate Begeman61776062004-11-23 21:34:18 +0000205#endif
206
David Fang75ca7ce2013-07-24 07:52:16 +0000207#if !defined(__powerpc64__) && !defined(__ppc64__)
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +0000208void PPC64CompilationCallback() {
209 llvm_unreachable("This is not a 64bit PowerPC, you can't execute this!");
210}
211#else
212# ifdef __ELF__
Roman Divacky6874b262011-06-15 15:29:47 +0000213asm(
214 ".text\n"
215 ".align 2\n"
216 ".globl PPC64CompilationCallback\n"
Will Schmidt114777e2014-03-24 16:04:15 +0000217#if _CALL_ELF == 2
218 ".type PPC64CompilationCallback,@function\n"
219"PPC64CompilationCallback:\n"
220#else
Roman Divackye07cc042012-05-09 18:24:23 +0000221 ".section \".opd\",\"aw\",@progbits\n"
Roman Divacky6874b262011-06-15 15:29:47 +0000222 ".align 3\n"
223"PPC64CompilationCallback:\n"
224 ".quad .L.PPC64CompilationCallback,.TOC.@tocbase,0\n"
225 ".size PPC64CompilationCallback,24\n"
226 ".previous\n"
227 ".align 4\n"
228 ".type PPC64CompilationCallback,@function\n"
229".L.PPC64CompilationCallback:\n"
Will Schmidt114777e2014-03-24 16:04:15 +0000230#endif
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +0000231# else
Nate Begeman18f03292006-08-29 02:30:59 +0000232asm(
233 ".text\n"
234 ".align 2\n"
235 ".globl _PPC64CompilationCallback\n"
236"_PPC64CompilationCallback:\n"
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +0000237# endif
Nate Begeman18f03292006-08-29 02:30:59 +0000238 // Make space for 8 ints r[3-10] and 13 doubles f[1-13] and the
239 // FIXME: need to save v[0-19] for altivec?
240 // Set up a proper stack frame
Jim Laskeye95909a2006-12-11 18:10:54 +0000241 // Layout
242 // PowerPC64 ABI linkage - 48 bytes
243 // parameters - 64 bytes
244 // 13 double registers - 104 bytes
245 // 8 int registers - 64 bytes
Roman Divacky6874b262011-06-15 15:29:47 +0000246 "mflr 0\n"
247 "std 0, 16(1)\n"
248 "stdu 1, -280(1)\n"
Nate Begeman18f03292006-08-29 02:30:59 +0000249 // Save all int arg registers
Roman Divacky6874b262011-06-15 15:29:47 +0000250 "std 10, 272(1)\n" "std 9, 264(1)\n"
251 "std 8, 256(1)\n" "std 7, 248(1)\n"
252 "std 6, 240(1)\n" "std 5, 232(1)\n"
253 "std 4, 224(1)\n" "std 3, 216(1)\n"
Nate Begeman18f03292006-08-29 02:30:59 +0000254 // Save all call-clobbered FP regs.
Roman Divacky6874b262011-06-15 15:29:47 +0000255 "stfd 13, 208(1)\n" "stfd 12, 200(1)\n"
256 "stfd 11, 192(1)\n" "stfd 10, 184(1)\n"
257 "stfd 9, 176(1)\n" "stfd 8, 168(1)\n"
258 "stfd 7, 160(1)\n" "stfd 6, 152(1)\n"
259 "stfd 5, 144(1)\n" "stfd 4, 136(1)\n"
260 "stfd 3, 128(1)\n" "stfd 2, 120(1)\n"
261 "stfd 1, 112(1)\n"
Nate Begeman18f03292006-08-29 02:30:59 +0000262 // Arguments to Compilation Callback:
263 // r3 - our lr (address of the call instruction in stub plus 4)
264 // r4 - stub's lr (address of instruction that called the stub plus 4)
Chris Lattner09fecf92006-12-08 04:54:03 +0000265 // r5 - is64Bit - always 1.
Roman Divacky6874b262011-06-15 15:29:47 +0000266 "mr 3, 0\n" // return address (still in r0)
267 "ld 5, 280(1)\n" // stub's frame
268 "ld 4, 16(5)\n" // stub's lr
269 "li 5, 1\n" // 1 == 64 bit
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +0000270# ifdef __ELF__
Rafael Espindola9b7d4002013-02-15 14:08:43 +0000271 "bl LLVMPPCCompilationCallback\n"
Roman Divacky6874b262011-06-15 15:29:47 +0000272 "nop\n"
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +0000273# else
Rafael Espindola9b7d4002013-02-15 14:08:43 +0000274 "bl _LLVMPPCCompilationCallback\n"
Joerg Sonnenberger8e01ae82013-07-13 17:59:55 +0000275# endif
Roman Divacky6874b262011-06-15 15:29:47 +0000276 "mtctr 3\n"
Nate Begeman18f03292006-08-29 02:30:59 +0000277 // Restore all int arg registers
Roman Divacky6874b262011-06-15 15:29:47 +0000278 "ld 10, 272(1)\n" "ld 9, 264(1)\n"
279 "ld 8, 256(1)\n" "ld 7, 248(1)\n"
280 "ld 6, 240(1)\n" "ld 5, 232(1)\n"
281 "ld 4, 224(1)\n" "ld 3, 216(1)\n"
Nate Begeman18f03292006-08-29 02:30:59 +0000282 // Restore all FP arg registers
Roman Divacky6874b262011-06-15 15:29:47 +0000283 "lfd 13, 208(1)\n" "lfd 12, 200(1)\n"
284 "lfd 11, 192(1)\n" "lfd 10, 184(1)\n"
285 "lfd 9, 176(1)\n" "lfd 8, 168(1)\n"
286 "lfd 7, 160(1)\n" "lfd 6, 152(1)\n"
287 "lfd 5, 144(1)\n" "lfd 4, 136(1)\n"
288 "lfd 3, 128(1)\n" "lfd 2, 120(1)\n"
289 "lfd 1, 112(1)\n"
Nate Begeman18f03292006-08-29 02:30:59 +0000290 // Pop 3 frames off the stack and branch to target
Roman Divacky6874b262011-06-15 15:29:47 +0000291 "ld 1, 280(1)\n"
292 "ld 0, 16(1)\n"
293 "mtlr 0\n"
294 // XXX: any special TOC handling in the ELF case for JIT?
Nate Begeman18f03292006-08-29 02:30:59 +0000295 "bctr\n"
296 );
Nate Begeman18f03292006-08-29 02:30:59 +0000297#endif
298
Anton Korobeynikov325e9262012-04-03 06:59:28 +0000299extern "C" {
Benjamin Kramerde712b72013-02-17 14:30:32 +0000300LLVM_LIBRARY_VISIBILITY void *
Rafael Espindola91cbcbb2013-02-15 14:15:59 +0000301LLVMPPCCompilationCallback(unsigned *StubCallAddrPlus4,
302 unsigned *OrigCallAddrPlus4,
303 bool is64Bit) {
Nate Begeman318bb962006-04-25 04:45:59 +0000304 // Adjust the pointer to the address of the call instruction in the stub
305 // emitted by emitFunctionStub, rather than the instruction after it.
306 unsigned *StubCallAddr = StubCallAddrPlus4 - 1;
307 unsigned *OrigCallAddr = OrigCallAddrPlus4 - 1;
Chris Lattner4ff11752004-11-23 06:55:05 +0000308
Nate Begeman318bb962006-04-25 04:45:59 +0000309 void *Target = JITCompilerFunction(StubCallAddr);
Chris Lattner4ff11752004-11-23 06:55:05 +0000310
Nate Begeman318bb962006-04-25 04:45:59 +0000311 // Check to see if *OrigCallAddr is a 'bl' instruction, and if we can rewrite
312 // it to branch directly to the destination. If so, rewrite it so it does not
313 // need to go through the stub anymore.
314 unsigned OrigCallInst = *OrigCallAddr;
315 if ((OrigCallInst >> 26) == 18) { // Direct call.
316 intptr_t Offset = ((intptr_t)Target - (intptr_t)OrigCallAddr) >> 2;
317
Chris Lattner4ff11752004-11-23 06:55:05 +0000318 if (Offset >= -(1 << 23) && Offset < (1 << 23)) { // In range?
Chris Lattner659d72e2004-11-24 18:00:02 +0000319 // Clear the original target out.
Nate Begeman318bb962006-04-25 04:45:59 +0000320 OrigCallInst &= (63 << 26) | 3;
Chris Lattner659d72e2004-11-24 18:00:02 +0000321 // Fill in the new target.
Nate Begeman318bb962006-04-25 04:45:59 +0000322 OrigCallInst |= (Offset & ((1 << 24)-1)) << 2;
Chris Lattner659d72e2004-11-24 18:00:02 +0000323 // Replace the call.
Nate Begeman318bb962006-04-25 04:45:59 +0000324 *OrigCallAddr = OrigCallInst;
Chris Lattner4ff11752004-11-23 06:55:05 +0000325 }
326 }
Misha Brukmanb4402432005-04-21 23:30:14 +0000327
Nate Begeman318bb962006-04-25 04:45:59 +0000328 // Assert that we are coming from a stub that was created with our
329 // emitFunctionStub.
Nate Begeman18f03292006-08-29 02:30:59 +0000330 if ((*StubCallAddr >> 26) == 18)
331 StubCallAddr -= 3;
332 else {
Nate Begeman318bb962006-04-25 04:45:59 +0000333 assert((*StubCallAddr >> 26) == 19 && "Call in stub is not indirect!");
Nate Begeman18f03292006-08-29 02:30:59 +0000334 StubCallAddr -= is64Bit ? 9 : 6;
335 }
Chris Lattner4ff11752004-11-23 06:55:05 +0000336
337 // Rewrite the stub with an unconditional branch to the target, for any users
338 // who took the address of the stub.
Nate Begeman18f03292006-08-29 02:30:59 +0000339 EmitBranchToAt((intptr_t)StubCallAddr, (intptr_t)Target, false, is64Bit);
Jeffrey Yasskin3aa70b22010-01-14 23:15:26 +0000340 sys::Memory::InvalidateInstructionCache(StubCallAddr, 7*4);
Chris Lattner4ff11752004-11-23 06:55:05 +0000341
Nate Begeman318bb962006-04-25 04:45:59 +0000342 // Put the address of the target function to call and the address to return to
343 // after calling the target function in a place that is easy to get on the
344 // stack after we restore all regs.
Nate Begeman18f03292006-08-29 02:30:59 +0000345 return Target;
Chris Lattner4ff11752004-11-23 06:55:05 +0000346}
Anton Korobeynikov325e9262012-04-03 06:59:28 +0000347}
Chris Lattner4ff11752004-11-23 06:55:05 +0000348
349
350
Misha Brukmanb4402432005-04-21 23:30:14 +0000351TargetJITInfo::LazyResolverFn
Nate Begeman6cca84e2005-10-16 05:39:50 +0000352PPCJITInfo::getLazyResolverFunction(JITCompilerFn Fn) {
Chris Lattner4ff11752004-11-23 06:55:05 +0000353 JITCompilerFunction = Fn;
Nate Begeman18f03292006-08-29 02:30:59 +0000354 return is64Bit ? PPC64CompilationCallback : PPC32CompilationCallback;
Chris Lattner4ff11752004-11-23 06:55:05 +0000355}
356
Jeffrey Yasskinf2ad5712009-11-23 23:35:19 +0000357TargetJITInfo::StubLayout PPCJITInfo::getStubLayout() {
358 // The stub contains up to 10 4-byte instructions, aligned at 4 bytes: 3
359 // instructions to save the caller's address if this is a lazy-compilation
360 // stub, plus a 1-, 4-, or 7-instruction sequence to load an arbitrary address
361 // into a register and jump through it.
362 StubLayout Result = {10*4, 4};
363 return Result;
364}
365
Rafael Espindola05b5a462013-07-26 22:13:57 +0000366#if (defined(__POWERPC__) || defined (__ppc__) || defined(_POWER)) && \
367defined(__APPLE__)
Chris Lattner919ad972008-01-25 16:41:09 +0000368extern "C" void sys_icache_invalidate(const void *Addr, size_t len);
369#endif
370
Nicolas Geoffraya7557df2008-04-16 20:46:05 +0000371void *PPCJITInfo::emitFunctionStub(const Function* F, void *Fn,
Bruno Cardoso Lopesa194c3a2009-05-30 20:51:52 +0000372 JITCodeEmitter &JCE) {
Chris Lattner8296c4c2004-11-23 06:02:06 +0000373 // If this is just a call to an external function, emit a branch instead of a
374 // call. The code is the same except for one bit of the last instruction.
Nate Begeman18f03292006-08-29 02:30:59 +0000375 if (Fn != (void*)(intptr_t)PPC32CompilationCallback &&
376 Fn != (void*)(intptr_t)PPC64CompilationCallback) {
Jeffrey Yasskinf2ad5712009-11-23 23:35:19 +0000377 void *Addr = (void*)JCE.getCurrentPCValue();
Bruno Cardoso Lopesa194c3a2009-05-30 20:51:52 +0000378 JCE.emitWordBE(0);
379 JCE.emitWordBE(0);
380 JCE.emitWordBE(0);
381 JCE.emitWordBE(0);
382 JCE.emitWordBE(0);
383 JCE.emitWordBE(0);
384 JCE.emitWordBE(0);
Jeffrey Yasskinf2ad5712009-11-23 23:35:19 +0000385 EmitBranchToAt((intptr_t)Addr, (intptr_t)Fn, false, is64Bit);
386 sys::Memory::InvalidateInstructionCache(Addr, 7*4);
387 return Addr;
Chris Lattner8296c4c2004-11-23 06:02:06 +0000388 }
389
Jeffrey Yasskinf2ad5712009-11-23 23:35:19 +0000390 void *Addr = (void*)JCE.getCurrentPCValue();
Nate Begeman18f03292006-08-29 02:30:59 +0000391 if (is64Bit) {
Bruno Cardoso Lopesa194c3a2009-05-30 20:51:52 +0000392 JCE.emitWordBE(0xf821ffb1); // stdu r1,-80(r1)
393 JCE.emitWordBE(0x7d6802a6); // mflr r11
394 JCE.emitWordBE(0xf9610060); // std r11, 96(r1)
Tilmann Scheller773f14c2009-07-03 06:47:08 +0000395 } else if (TM.getSubtargetImpl()->isDarwinABI()){
Bruno Cardoso Lopesa194c3a2009-05-30 20:51:52 +0000396 JCE.emitWordBE(0x9421ffe0); // stwu r1,-32(r1)
397 JCE.emitWordBE(0x7d6802a6); // mflr r11
398 JCE.emitWordBE(0x91610028); // stw r11, 40(r1)
Nicolas Geoffraycff3e122007-05-29 16:33:18 +0000399 } else {
Bruno Cardoso Lopesa194c3a2009-05-30 20:51:52 +0000400 JCE.emitWordBE(0x9421ffe0); // stwu r1,-32(r1)
401 JCE.emitWordBE(0x7d6802a6); // mflr r11
402 JCE.emitWordBE(0x91610024); // stw r11, 36(r1)
Nate Begeman18f03292006-08-29 02:30:59 +0000403 }
Bruno Cardoso Lopesa194c3a2009-05-30 20:51:52 +0000404 intptr_t BranchAddr = (intptr_t)JCE.getCurrentPCValue();
405 JCE.emitWordBE(0);
406 JCE.emitWordBE(0);
407 JCE.emitWordBE(0);
408 JCE.emitWordBE(0);
409 JCE.emitWordBE(0);
410 JCE.emitWordBE(0);
411 JCE.emitWordBE(0);
Chris Lattner919ad972008-01-25 16:41:09 +0000412 EmitBranchToAt(BranchAddr, (intptr_t)Fn, true, is64Bit);
Jeffrey Yasskinf2ad5712009-11-23 23:35:19 +0000413 sys::Memory::InvalidateInstructionCache(Addr, 10*4);
414 return Addr;
Chris Lattner8296c4c2004-11-23 06:02:06 +0000415}
416
417
Nate Begeman6cca84e2005-10-16 05:39:50 +0000418void PPCJITInfo::relocate(void *Function, MachineRelocation *MR,
419 unsigned NumRelocs, unsigned char* GOTBase) {
Chris Lattner8296c4c2004-11-23 06:02:06 +0000420 for (unsigned i = 0; i != NumRelocs; ++i, ++MR) {
421 unsigned *RelocPos = (unsigned*)Function + MR->getMachineCodeOffset()/4;
422 intptr_t ResultPtr = (intptr_t)MR->getResultPointer();
423 switch ((PPC::RelocationType)MR->getRelocationType()) {
Torok Edwinfbcc6632009-07-14 16:55:14 +0000424 default: llvm_unreachable("Unknown relocation type!");
Chris Lattner8296c4c2004-11-23 06:02:06 +0000425 case PPC::reloc_pcrel_bx:
426 // PC-relative relocation for b and bl instructions.
427 ResultPtr = (ResultPtr-(intptr_t)RelocPos) >> 2;
428 assert(ResultPtr >= -(1 << 23) && ResultPtr < (1 << 23) &&
429 "Relocation out of range!");
430 *RelocPos |= (ResultPtr & ((1 << 24)-1)) << 2;
431 break;
Evan Cheng78bf1072006-07-27 18:21:10 +0000432 case PPC::reloc_pcrel_bcx:
433 // PC-relative relocation for BLT,BLE,BEQ,BGE,BGT,BNE, or other
434 // bcx instructions.
435 ResultPtr = (ResultPtr-(intptr_t)RelocPos) >> 2;
436 assert(ResultPtr >= -(1 << 13) && ResultPtr < (1 << 13) &&
437 "Relocation out of range!");
438 *RelocPos |= (ResultPtr & ((1 << 14)-1)) << 2;
439 break;
Chris Lattnerdd516792004-11-24 22:30:08 +0000440 case PPC::reloc_absolute_high: // high bits of ref -> low 16 of instr
Chris Lattner5b17dee2006-07-12 21:23:20 +0000441 case PPC::reloc_absolute_low: { // low bits of ref -> low 16 of instr
Chris Lattner8296c4c2004-11-23 06:02:06 +0000442 ResultPtr += MR->getConstantVal();
443
Chris Lattnerdd516792004-11-24 22:30:08 +0000444 // If this is a high-part access, get the high-part.
Nate Begeman69df6132006-09-08 22:42:09 +0000445 if (MR->getRelocationType() == PPC::reloc_absolute_high) {
Chris Lattner8296c4c2004-11-23 06:02:06 +0000446 // If the low part will have a carry (really a borrow) from the low
447 // 16-bits into the high 16, add a bit to borrow from.
448 if (((int)ResultPtr << 16) < 0)
449 ResultPtr += 1 << 16;
450 ResultPtr >>= 16;
451 }
452
453 // Do the addition then mask, so the addition does not overflow the 16-bit
454 // immediate section of the instruction.
455 unsigned LowBits = (*RelocPos + ResultPtr) & 65535;
456 unsigned HighBits = *RelocPos & ~65535;
457 *RelocPos = LowBits | HighBits; // Slam into low 16-bits
458 break;
459 }
Chris Lattner5b17dee2006-07-12 21:23:20 +0000460 case PPC::reloc_absolute_low_ix: { // low bits of ref -> low 14 of instr
461 ResultPtr += MR->getConstantVal();
462 // Do the addition then mask, so the addition does not overflow the 16-bit
463 // immediate section of the instruction.
464 unsigned LowBits = (*RelocPos + ResultPtr) & 0xFFFC;
465 unsigned HighBits = *RelocPos & 0xFFFF0003;
466 *RelocPos = LowBits | HighBits; // Slam into low 14-bits.
467 break;
468 }
469 }
Chris Lattner8296c4c2004-11-23 06:02:06 +0000470 }
471}
472
Nate Begeman6cca84e2005-10-16 05:39:50 +0000473void PPCJITInfo::replaceMachineCodeForFunction(void *Old, void *New) {
Nate Begeman18f03292006-08-29 02:30:59 +0000474 EmitBranchToAt((intptr_t)Old, (intptr_t)New, false, is64Bit);
Jeffrey Yasskin3aa70b22010-01-14 23:15:26 +0000475 sys::Memory::InvalidateInstructionCache(Old, 7*4);
Chris Lattner8296c4c2004-11-23 06:02:06 +0000476}