blob: 679797219dc9b2598edb59ffa66066e2d841d52c [file] [log] [blame]
Tom Stellard75aadc22012-12-11 21:25:42 +00001//=====-- AMDGPUSubtarget.h - Define Subtarget for the AMDIL ---*- C++ -*-====//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//==-----------------------------------------------------------------------===//
9//
10/// \file
11/// \brief AMDGPU specific subclass of TargetSubtarget.
12//
13//===----------------------------------------------------------------------===//
14
Benjamin Kramera7c40ef2014-08-13 16:26:38 +000015#ifndef LLVM_LIB_TARGET_R600_AMDGPUSUBTARGET_H
16#define LLVM_LIB_TARGET_R600_AMDGPUSUBTARGET_H
Tom Stellarda6c6e1b2013-06-07 20:37:48 +000017#include "AMDGPU.h"
Eric Christopherac4b69e2014-07-25 22:22:39 +000018#include "AMDGPUFrameLowering.h"
Tom Stellard2e59a452014-06-13 01:32:00 +000019#include "AMDGPUInstrInfo.h"
Eric Christopherac4b69e2014-07-25 22:22:39 +000020#include "AMDGPUIntrinsicInfo.h"
21#include "AMDGPUSubtarget.h"
22#include "R600ISelLowering.h"
23#include "llvm/IR/DataLayout.h"
Tom Stellard75aadc22012-12-11 21:25:42 +000024#include "llvm/ADT/StringExtras.h"
25#include "llvm/ADT/StringRef.h"
26#include "llvm/Target/TargetSubtargetInfo.h"
27
28#define GET_SUBTARGETINFO_HEADER
29#include "AMDGPUGenSubtargetInfo.inc"
30
31#define MAX_CB_SIZE (1 << 16)
32
33namespace llvm {
34
35class AMDGPUSubtarget : public AMDGPUGenSubtargetInfo {
Tom Stellard2e59a452014-06-13 01:32:00 +000036
Tom Stellarda6c6e1b2013-06-07 20:37:48 +000037public:
38 enum Generation {
39 R600 = 0,
40 R700,
41 EVERGREEN,
42 NORTHERN_ISLANDS,
Tom Stellard6e1ee472013-10-29 16:37:28 +000043 SOUTHERN_ISLANDS,
44 SEA_ISLANDS
Tom Stellarda6c6e1b2013-06-07 20:37:48 +000045 };
46
Tom Stellard75aadc22012-12-11 21:25:42 +000047private:
Tom Stellard75aadc22012-12-11 21:25:42 +000048 std::string DevName;
49 bool Is64bit;
Tom Stellard75aadc22012-12-11 21:25:42 +000050 bool DumpCode;
51 bool R600ALUInst;
Vincent Lejeunec2991642013-04-30 00:13:39 +000052 bool HasVertexCache;
Vincent Lejeunef9f4e1e2013-05-17 16:49:55 +000053 short TexVTXClauseSize;
Matt Arsenaultd782d052014-06-27 17:57:00 +000054 Generation Gen;
Tom Stellarda6c6e1b2013-06-07 20:37:48 +000055 bool FP64;
Matt Arsenaultf171cf22014-07-14 23:40:49 +000056 bool FP64Denormals;
57 bool FP32Denormals;
Tom Stellarda6c6e1b2013-06-07 20:37:48 +000058 bool CaymanISA;
Matt Arsenault3f981402014-09-15 15:41:53 +000059 bool FlatAddressSpace;
Tom Stellarded0ceec2013-10-10 17:11:12 +000060 bool EnableIRStructurizer;
Matt Arsenaultd9a23ab2014-07-13 02:08:26 +000061 bool EnablePromoteAlloca;
Tom Stellard783893a2013-11-18 19:43:33 +000062 bool EnableIfCvt;
Tom Stellard8c347b02014-01-22 21:55:40 +000063 unsigned WavefrontSize;
Tom Stellard348273d2014-01-23 16:18:02 +000064 bool CFALUBug;
Tom Stellard880a80a2014-06-17 16:53:14 +000065 int LocalMemorySize;
Tom Stellard75aadc22012-12-11 21:25:42 +000066
Eric Christopherac4b69e2014-07-25 22:22:39 +000067 const DataLayout DL;
68 AMDGPUFrameLowering FrameLowering;
Eric Christopherac4b69e2014-07-25 22:22:39 +000069 std::unique_ptr<AMDGPUTargetLowering> TLInfo;
70 std::unique_ptr<AMDGPUInstrInfo> InstrInfo;
Tom Stellard75aadc22012-12-11 21:25:42 +000071 InstrItineraryData InstrItins;
72
73public:
Eric Christopherac4b69e2014-07-25 22:22:39 +000074 AMDGPUSubtarget(StringRef TT, StringRef CPU, StringRef FS, TargetMachine &TM);
75 AMDGPUSubtarget &initializeSubtargetDependencies(StringRef GPU, StringRef FS);
Tom Stellard75aadc22012-12-11 21:25:42 +000076
Eric Christopherd9134482014-08-04 21:25:23 +000077 const AMDGPUFrameLowering *getFrameLowering() const override {
78 return &FrameLowering;
79 }
80 const AMDGPUInstrInfo *getInstrInfo() const override {
81 return InstrInfo.get();
82 }
83 const AMDGPURegisterInfo *getRegisterInfo() const override {
Eric Christopherac4b69e2014-07-25 22:22:39 +000084 return &InstrInfo->getRegisterInfo();
Tom Stellard2e59a452014-06-13 01:32:00 +000085 }
Eric Christopherd9134482014-08-04 21:25:23 +000086 AMDGPUTargetLowering *getTargetLowering() const override {
87 return TLInfo.get();
88 }
89 const DataLayout *getDataLayout() const override { return &DL; }
90 const InstrItineraryData *getInstrItineraryData() const override {
91 return &InstrItins;
92 }
Matt Arsenaultd782d052014-06-27 17:57:00 +000093
Craig Topperee7b0f32014-04-30 05:53:27 +000094 void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
Tom Stellard75aadc22012-12-11 21:25:42 +000095
Matt Arsenaultd782d052014-06-27 17:57:00 +000096 bool is64bit() const {
97 return Is64bit;
98 }
99
100 bool hasVertexCache() const {
101 return HasVertexCache;
102 }
103
104 short getTexVTXClauseSize() const {
Matt Arsenaultd9a23ab2014-07-13 02:08:26 +0000105 return TexVTXClauseSize;
Matt Arsenaultd782d052014-06-27 17:57:00 +0000106 }
107
108 Generation getGeneration() const {
109 return Gen;
110 }
111
112 bool hasHWFP64() const {
113 return FP64;
114 }
115
116 bool hasCaymanISA() const {
117 return CaymanISA;
118 }
Matt Arsenaultfae02982014-03-17 18:58:11 +0000119
Matt Arsenaultf171cf22014-07-14 23:40:49 +0000120 bool hasFP32Denormals() const {
121 return FP32Denormals;
122 }
123
124 bool hasFP64Denormals() const {
125 return FP64Denormals;
126 }
127
Matt Arsenault3f981402014-09-15 15:41:53 +0000128 bool hasFlatAddressSpace() const {
129 return FlatAddressSpace;
130 }
131
Matt Arsenaultfae02982014-03-17 18:58:11 +0000132 bool hasBFE() const {
133 return (getGeneration() >= EVERGREEN);
134 }
135
Matt Arsenault6e439652014-06-10 19:00:20 +0000136 bool hasBFI() const {
137 return (getGeneration() >= EVERGREEN);
138 }
139
Matt Arsenaultfae02982014-03-17 18:58:11 +0000140 bool hasBFM() const {
141 return hasBFE();
142 }
143
Matt Arsenault60425062014-06-10 19:18:28 +0000144 bool hasBCNT(unsigned Size) const {
145 if (Size == 32)
146 return (getGeneration() >= EVERGREEN);
147
Matt Arsenault3dd43fc2014-07-18 06:07:13 +0000148 if (Size == 64)
149 return (getGeneration() >= SOUTHERN_ISLANDS);
150
151 return false;
Matt Arsenault60425062014-06-10 19:18:28 +0000152 }
153
Tom Stellard50122a52014-04-07 19:45:41 +0000154 bool hasMulU24() const {
155 return (getGeneration() >= EVERGREEN);
156 }
157
158 bool hasMulI24() const {
159 return (getGeneration() >= SOUTHERN_ISLANDS ||
160 hasCaymanISA());
161 }
162
Jan Vesely6ddb8dd2014-07-15 15:51:09 +0000163 bool hasFFBL() const {
164 return (getGeneration() >= EVERGREEN);
165 }
166
167 bool hasFFBH() const {
168 return (getGeneration() >= EVERGREEN);
169 }
170
Matt Arsenaultd782d052014-06-27 17:57:00 +0000171 bool IsIRStructurizerEnabled() const {
172 return EnableIRStructurizer;
173 }
174
Matt Arsenaultd9a23ab2014-07-13 02:08:26 +0000175 bool isPromoteAllocaEnabled() const {
176 return EnablePromoteAlloca;
177 }
178
Matt Arsenaultd782d052014-06-27 17:57:00 +0000179 bool isIfCvtEnabled() const {
180 return EnableIfCvt;
181 }
182
183 unsigned getWavefrontSize() const {
184 return WavefrontSize;
185 }
186
Tom Stellarda40f9712014-01-22 21:55:43 +0000187 unsigned getStackEntrySize() const;
Matt Arsenaultd782d052014-06-27 17:57:00 +0000188
189 bool hasCFAluBug() const {
190 assert(getGeneration() <= NORTHERN_ISLANDS);
191 return CFALUBug;
192 }
193
194 int getLocalMemorySize() const {
195 return LocalMemorySize;
196 }
Tom Stellard75aadc22012-12-11 21:25:42 +0000197
Craig Topper5656db42014-04-29 07:57:24 +0000198 bool enableMachineScheduler() const override {
Andrew Trick978674b2013-09-20 05:14:41 +0000199 return getGeneration() <= NORTHERN_ISLANDS;
200 }
201
Tom Stellard75aadc22012-12-11 21:25:42 +0000202 // Helper functions to simplify if statements
Matt Arsenaultd782d052014-06-27 17:57:00 +0000203 bool isTargetELF() const {
204 return false;
205 }
Tom Stellard75aadc22012-12-11 21:25:42 +0000206
Matt Arsenaultd782d052014-06-27 17:57:00 +0000207 StringRef getDeviceName() const {
208 return DevName;
209 }
210
211 bool dumpCode() const {
212 return DumpCode;
213 }
214 bool r600ALUEncoding() const {
215 return R600ALUInst;
216 }
Tom Stellard75aadc22012-12-11 21:25:42 +0000217};
218
219} // End namespace llvm
220
Benjamin Kramera7c40ef2014-08-13 16:26:38 +0000221#endif