Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / platform / external / llvm / c23b933d5f8be9b51a1d22e717c0311f65f87dcd / . / lib / Target / X86 / X86InstrInfo.cpp
blob: 69493bc2070a833f9fc90d1fce8a83b93a776b5a [file] [log] [blame]
Jia Liu31d157a2012-02-18 12:03:15 +0000[diff] [blame]1//===-- X86InstrInfo.cpp - X86 Instruction Information --------------------===//
Misha Brukman0e0a7a452005-04-21 23:38:14 +0000[diff] [blame]2//
John Criswellb576c942003-10-20 19:43:21 +0000[diff] [blame]3// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +0000[diff] [blame]5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Misha Brukman0e0a7a452005-04-21 23:38:14 +0000[diff] [blame]7//
John Criswellb576c942003-10-20 19:43:21 +0000[diff] [blame]8//===----------------------------------------------------------------------===//
Chris Lattner72614082002-10-25 22:55:53 +0000[diff] [blame]9//
Chris Lattner3501fea2003-01-14 22:00:31 +0000[diff] [blame]10// This file contains the X86 implementation of the TargetInstrInfo class.
Chris Lattner72614082002-10-25 22:55:53 +0000[diff] [blame]11//
12//===----------------------------------------------------------------------===//
13
Chris Lattner055c9652002-10-29 21:05:24 +0000[diff] [blame]14#include "X86InstrInfo.h"
Chris Lattner4ce42a72002-12-03 05:42:53 +0000[diff] [blame]15#include "X86.h"
Evan Chengaa3c1412006-05-30 21:45:53 +0000[diff] [blame]16#include "X86InstrBuilder.h"
Owen Andersond94b6a12008-01-04 23:57:37 +0000[diff] [blame]17#include "X86MachineFunctionInfo.h"
Evan Chengaa3c1412006-05-30 21:45:53 +0000[diff] [blame]18#include "X86Subtarget.h"
19#include "X86TargetMachine.h"
Dan Gohmand68a0762009-01-05 17:59:02 +0000[diff] [blame]20#include "llvm/DerivedTypes.h"
Owen Anderson0a5372e2009-07-13 04:09:18 +0000[diff] [blame]21#include "llvm/LLVMContext.h"
Owen Anderson718cb662007-09-07 04:06:50 +0000[diff] [blame]22#include "llvm/ADT/STLExtras.h"
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]23#include "llvm/CodeGen/MachineConstantPool.h"
Hans Wennborgf0234fc2012-06-01 16:27:21 +0000[diff] [blame]24#include "llvm/CodeGen/MachineDominators.h"
Owen Andersond94b6a12008-01-04 23:57:37 +0000[diff] [blame]25#include "llvm/CodeGen/MachineFrameInfo.h"
Evan Chengaa3c1412006-05-30 21:45:53 +0000[diff] [blame]26#include "llvm/CodeGen/MachineInstrBuilder.h"
Chris Lattner84bc5422007-12-31 04:13:23 +0000[diff] [blame]27#include "llvm/CodeGen/MachineRegisterInfo.h"
Evan Cheng258ff672006-12-01 21:52:41 +0000[diff] [blame]28#include "llvm/CodeGen/LiveVariables.h"
Craig Topper79aa3412012-03-17 18:46:09 +0000[diff] [blame]29#include "llvm/MC/MCAsmInfo.h"
Chris Lattneree9eb412010-04-26 23:37:21 +0000[diff] [blame]30#include "llvm/MC/MCInst.h"
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]31#include "llvm/Support/CommandLine.h"
David Greene5b901322010-01-05 01:29:29 +0000[diff] [blame]32#include "llvm/Support/Debug.h"
Torok Edwinab7c09b2009-07-08 18:01:40 +0000[diff] [blame]33#include "llvm/Support/ErrorHandling.h"
34#include "llvm/Support/raw_ostream.h"
Evan Cheng0488db92007-09-25 01:57:46 +0000[diff] [blame]35#include "llvm/Target/TargetOptions.h"
David Greeneb87bc952009-11-12 20:55:29 +0000[diff] [blame]36#include <limits>
37
Evan Cheng4db3cff2011-07-01 17:57:27 +0000[diff] [blame]38#define GET_INSTRINFO_CTOR
Evan Cheng22fee2d2011-06-28 20:07:07 +0000[diff] [blame]39#include "X86GenInstrInfo.inc"
40
Brian Gaeked0fde302003-11-11 22:41:34 +0000[diff] [blame]41using namespace llvm;
42
Chris Lattner705e07f2009-08-23 03:41:05 +0000[diff] [blame]43static cl::opt<bool>
44NoFusing("disable-spill-fusing",
45 cl::desc("Disable fusing of spill code into instructions"));
46static cl::opt<bool>
47PrintFailedFusing("print-failed-fuse-candidates",
48 cl::desc("Print instructions that the allocator wants to"
49 " fuse, but the X86 backend currently can't"),
50 cl::Hidden);
51static cl::opt<bool>
52ReMatPICStubLoad("remat-pic-stub-load",
53 cl::desc("Re-materialize load from stub in PIC mode"),
54 cl::init(false), cl::Hidden);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]55
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]56enum {
57 // Select which memory operand is being unfolded.
Craig Topper3ed920f2012-06-23 08:01:18 +0000[diff] [blame]58 // (stored in bits 0 - 3)
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]59 TB_INDEX_0 = 0,
60 TB_INDEX_1 = 1,
61 TB_INDEX_2 = 2,
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]62 TB_INDEX_3 = 3,
Craig Topper3ed920f2012-06-23 08:01:18 +0000[diff] [blame]63 TB_INDEX_MASK = 0xf,
64
65 // Do not insert the reverse map (MemOp -> RegOp) into the table.
66 // This may be needed because there is a many -> one mapping.
67 TB_NO_REVERSE = 1 << 4,
68
69 // Do not insert the forward map (RegOp -> MemOp) into the table.
70 // This is needed for Native Client, which prohibits branch
71 // instructions from using a memory operand.
72 TB_NO_FORWARD = 1 << 5,
73
74 TB_FOLDED_LOAD = 1 << 6,
75 TB_FOLDED_STORE = 1 << 7,
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]76
77 // Minimum alignment required for load/store.
78 // Used for RegOp->MemOp conversion.
79 // (stored in bits 8 - 15)
80 TB_ALIGN_SHIFT = 8,
81 TB_ALIGN_NONE = 0 << TB_ALIGN_SHIFT,
82 TB_ALIGN_16 = 16 << TB_ALIGN_SHIFT,
83 TB_ALIGN_32 = 32 << TB_ALIGN_SHIFT,
Craig Topper3ed920f2012-06-23 08:01:18 +0000[diff] [blame]84 TB_ALIGN_MASK = 0xff << TB_ALIGN_SHIFT
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]85};
86
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]87struct X86OpTblEntry {
88 uint16_t RegOp;
89 uint16_t MemOp;
Craig Topper3ed920f2012-06-23 08:01:18 +0000[diff] [blame]90 uint16_t Flags;
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]91};
92
Evan Chengaa3c1412006-05-30 21:45:53 +0000[diff] [blame]93X86InstrInfo::X86InstrInfo(X86TargetMachine &tm)
Evan Cheng4db3cff2011-07-01 17:57:27 +0000[diff] [blame]94 : X86GenInstrInfo((tm.getSubtarget<X86Subtarget>().is64Bit()
95 ? X86::ADJCALLSTACKDOWN64
96 : X86::ADJCALLSTACKDOWN32),
97 (tm.getSubtarget<X86Subtarget>().is64Bit()
98 ? X86::ADJCALLSTACKUP64
99 : X86::ADJCALLSTACKUP32)),
Evan Cheng25ab6902006-09-08 06:48:29 +0000[diff] [blame]100 TM(tm), RI(tm, *this) {
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]101
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]102 static const X86OpTblEntry OpTbl2Addr[] = {
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]103 { X86::ADC32ri, X86::ADC32mi, 0 },
104 { X86::ADC32ri8, X86::ADC32mi8, 0 },
105 { X86::ADC32rr, X86::ADC32mr, 0 },
106 { X86::ADC64ri32, X86::ADC64mi32, 0 },
107 { X86::ADC64ri8, X86::ADC64mi8, 0 },
108 { X86::ADC64rr, X86::ADC64mr, 0 },
109 { X86::ADD16ri, X86::ADD16mi, 0 },
110 { X86::ADD16ri8, X86::ADD16mi8, 0 },
111 { X86::ADD16ri_DB, X86::ADD16mi, TB_NO_REVERSE },
112 { X86::ADD16ri8_DB, X86::ADD16mi8, TB_NO_REVERSE },
113 { X86::ADD16rr, X86::ADD16mr, 0 },
114 { X86::ADD16rr_DB, X86::ADD16mr, TB_NO_REVERSE },
115 { X86::ADD32ri, X86::ADD32mi, 0 },
116 { X86::ADD32ri8, X86::ADD32mi8, 0 },
117 { X86::ADD32ri_DB, X86::ADD32mi, TB_NO_REVERSE },
118 { X86::ADD32ri8_DB, X86::ADD32mi8, TB_NO_REVERSE },
119 { X86::ADD32rr, X86::ADD32mr, 0 },
120 { X86::ADD32rr_DB, X86::ADD32mr, TB_NO_REVERSE },
121 { X86::ADD64ri32, X86::ADD64mi32, 0 },
122 { X86::ADD64ri8, X86::ADD64mi8, 0 },
123 { X86::ADD64ri32_DB,X86::ADD64mi32, TB_NO_REVERSE },
124 { X86::ADD64ri8_DB, X86::ADD64mi8, TB_NO_REVERSE },
125 { X86::ADD64rr, X86::ADD64mr, 0 },
126 { X86::ADD64rr_DB, X86::ADD64mr, TB_NO_REVERSE },
127 { X86::ADD8ri, X86::ADD8mi, 0 },
128 { X86::ADD8rr, X86::ADD8mr, 0 },
129 { X86::AND16ri, X86::AND16mi, 0 },
130 { X86::AND16ri8, X86::AND16mi8, 0 },
131 { X86::AND16rr, X86::AND16mr, 0 },
132 { X86::AND32ri, X86::AND32mi, 0 },
133 { X86::AND32ri8, X86::AND32mi8, 0 },
134 { X86::AND32rr, X86::AND32mr, 0 },
135 { X86::AND64ri32, X86::AND64mi32, 0 },
136 { X86::AND64ri8, X86::AND64mi8, 0 },
137 { X86::AND64rr, X86::AND64mr, 0 },
138 { X86::AND8ri, X86::AND8mi, 0 },
139 { X86::AND8rr, X86::AND8mr, 0 },
140 { X86::DEC16r, X86::DEC16m, 0 },
141 { X86::DEC32r, X86::DEC32m, 0 },
142 { X86::DEC64_16r, X86::DEC64_16m, 0 },
143 { X86::DEC64_32r, X86::DEC64_32m, 0 },
144 { X86::DEC64r, X86::DEC64m, 0 },
145 { X86::DEC8r, X86::DEC8m, 0 },
146 { X86::INC16r, X86::INC16m, 0 },
147 { X86::INC32r, X86::INC32m, 0 },
148 { X86::INC64_16r, X86::INC64_16m, 0 },
149 { X86::INC64_32r, X86::INC64_32m, 0 },
150 { X86::INC64r, X86::INC64m, 0 },
151 { X86::INC8r, X86::INC8m, 0 },
152 { X86::NEG16r, X86::NEG16m, 0 },
153 { X86::NEG32r, X86::NEG32m, 0 },
154 { X86::NEG64r, X86::NEG64m, 0 },
155 { X86::NEG8r, X86::NEG8m, 0 },
156 { X86::NOT16r, X86::NOT16m, 0 },
157 { X86::NOT32r, X86::NOT32m, 0 },
158 { X86::NOT64r, X86::NOT64m, 0 },
159 { X86::NOT8r, X86::NOT8m, 0 },
160 { X86::OR16ri, X86::OR16mi, 0 },
161 { X86::OR16ri8, X86::OR16mi8, 0 },
162 { X86::OR16rr, X86::OR16mr, 0 },
163 { X86::OR32ri, X86::OR32mi, 0 },
164 { X86::OR32ri8, X86::OR32mi8, 0 },
165 { X86::OR32rr, X86::OR32mr, 0 },
166 { X86::OR64ri32, X86::OR64mi32, 0 },
167 { X86::OR64ri8, X86::OR64mi8, 0 },
168 { X86::OR64rr, X86::OR64mr, 0 },
169 { X86::OR8ri, X86::OR8mi, 0 },
170 { X86::OR8rr, X86::OR8mr, 0 },
171 { X86::ROL16r1, X86::ROL16m1, 0 },
172 { X86::ROL16rCL, X86::ROL16mCL, 0 },
173 { X86::ROL16ri, X86::ROL16mi, 0 },
174 { X86::ROL32r1, X86::ROL32m1, 0 },
175 { X86::ROL32rCL, X86::ROL32mCL, 0 },
176 { X86::ROL32ri, X86::ROL32mi, 0 },
177 { X86::ROL64r1, X86::ROL64m1, 0 },
178 { X86::ROL64rCL, X86::ROL64mCL, 0 },
179 { X86::ROL64ri, X86::ROL64mi, 0 },
180 { X86::ROL8r1, X86::ROL8m1, 0 },
181 { X86::ROL8rCL, X86::ROL8mCL, 0 },
182 { X86::ROL8ri, X86::ROL8mi, 0 },
183 { X86::ROR16r1, X86::ROR16m1, 0 },
184 { X86::ROR16rCL, X86::ROR16mCL, 0 },
185 { X86::ROR16ri, X86::ROR16mi, 0 },
186 { X86::ROR32r1, X86::ROR32m1, 0 },
187 { X86::ROR32rCL, X86::ROR32mCL, 0 },
188 { X86::ROR32ri, X86::ROR32mi, 0 },
189 { X86::ROR64r1, X86::ROR64m1, 0 },
190 { X86::ROR64rCL, X86::ROR64mCL, 0 },
191 { X86::ROR64ri, X86::ROR64mi, 0 },
192 { X86::ROR8r1, X86::ROR8m1, 0 },
193 { X86::ROR8rCL, X86::ROR8mCL, 0 },
194 { X86::ROR8ri, X86::ROR8mi, 0 },
195 { X86::SAR16r1, X86::SAR16m1, 0 },
196 { X86::SAR16rCL, X86::SAR16mCL, 0 },
197 { X86::SAR16ri, X86::SAR16mi, 0 },
198 { X86::SAR32r1, X86::SAR32m1, 0 },
199 { X86::SAR32rCL, X86::SAR32mCL, 0 },
200 { X86::SAR32ri, X86::SAR32mi, 0 },
201 { X86::SAR64r1, X86::SAR64m1, 0 },
202 { X86::SAR64rCL, X86::SAR64mCL, 0 },
203 { X86::SAR64ri, X86::SAR64mi, 0 },
204 { X86::SAR8r1, X86::SAR8m1, 0 },
205 { X86::SAR8rCL, X86::SAR8mCL, 0 },
206 { X86::SAR8ri, X86::SAR8mi, 0 },
207 { X86::SBB32ri, X86::SBB32mi, 0 },
208 { X86::SBB32ri8, X86::SBB32mi8, 0 },
209 { X86::SBB32rr, X86::SBB32mr, 0 },
210 { X86::SBB64ri32, X86::SBB64mi32, 0 },
211 { X86::SBB64ri8, X86::SBB64mi8, 0 },
212 { X86::SBB64rr, X86::SBB64mr, 0 },
213 { X86::SHL16rCL, X86::SHL16mCL, 0 },
214 { X86::SHL16ri, X86::SHL16mi, 0 },
215 { X86::SHL32rCL, X86::SHL32mCL, 0 },
216 { X86::SHL32ri, X86::SHL32mi, 0 },
217 { X86::SHL64rCL, X86::SHL64mCL, 0 },
218 { X86::SHL64ri, X86::SHL64mi, 0 },
219 { X86::SHL8rCL, X86::SHL8mCL, 0 },
220 { X86::SHL8ri, X86::SHL8mi, 0 },
221 { X86::SHLD16rrCL, X86::SHLD16mrCL, 0 },
222 { X86::SHLD16rri8, X86::SHLD16mri8, 0 },
223 { X86::SHLD32rrCL, X86::SHLD32mrCL, 0 },
224 { X86::SHLD32rri8, X86::SHLD32mri8, 0 },
225 { X86::SHLD64rrCL, X86::SHLD64mrCL, 0 },
226 { X86::SHLD64rri8, X86::SHLD64mri8, 0 },
227 { X86::SHR16r1, X86::SHR16m1, 0 },
228 { X86::SHR16rCL, X86::SHR16mCL, 0 },
229 { X86::SHR16ri, X86::SHR16mi, 0 },
230 { X86::SHR32r1, X86::SHR32m1, 0 },
231 { X86::SHR32rCL, X86::SHR32mCL, 0 },
232 { X86::SHR32ri, X86::SHR32mi, 0 },
233 { X86::SHR64r1, X86::SHR64m1, 0 },
234 { X86::SHR64rCL, X86::SHR64mCL, 0 },
235 { X86::SHR64ri, X86::SHR64mi, 0 },
236 { X86::SHR8r1, X86::SHR8m1, 0 },
237 { X86::SHR8rCL, X86::SHR8mCL, 0 },
238 { X86::SHR8ri, X86::SHR8mi, 0 },
239 { X86::SHRD16rrCL, X86::SHRD16mrCL, 0 },
240 { X86::SHRD16rri8, X86::SHRD16mri8, 0 },
241 { X86::SHRD32rrCL, X86::SHRD32mrCL, 0 },
242 { X86::SHRD32rri8, X86::SHRD32mri8, 0 },
243 { X86::SHRD64rrCL, X86::SHRD64mrCL, 0 },
244 { X86::SHRD64rri8, X86::SHRD64mri8, 0 },
245 { X86::SUB16ri, X86::SUB16mi, 0 },
246 { X86::SUB16ri8, X86::SUB16mi8, 0 },
247 { X86::SUB16rr, X86::SUB16mr, 0 },
248 { X86::SUB32ri, X86::SUB32mi, 0 },
249 { X86::SUB32ri8, X86::SUB32mi8, 0 },
250 { X86::SUB32rr, X86::SUB32mr, 0 },
251 { X86::SUB64ri32, X86::SUB64mi32, 0 },
252 { X86::SUB64ri8, X86::SUB64mi8, 0 },
253 { X86::SUB64rr, X86::SUB64mr, 0 },
254 { X86::SUB8ri, X86::SUB8mi, 0 },
255 { X86::SUB8rr, X86::SUB8mr, 0 },
256 { X86::XOR16ri, X86::XOR16mi, 0 },
257 { X86::XOR16ri8, X86::XOR16mi8, 0 },
258 { X86::XOR16rr, X86::XOR16mr, 0 },
259 { X86::XOR32ri, X86::XOR32mi, 0 },
260 { X86::XOR32ri8, X86::XOR32mi8, 0 },
261 { X86::XOR32rr, X86::XOR32mr, 0 },
262 { X86::XOR64ri32, X86::XOR64mi32, 0 },
263 { X86::XOR64ri8, X86::XOR64mi8, 0 },
264 { X86::XOR64rr, X86::XOR64mr, 0 },
265 { X86::XOR8ri, X86::XOR8mi, 0 },
266 { X86::XOR8rr, X86::XOR8mr, 0 }
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]267 };
268
269 for (unsigned i = 0, e = array_lengthof(OpTbl2Addr); i != e; ++i) {
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]270 unsigned RegOp = OpTbl2Addr[i].RegOp;
271 unsigned MemOp = OpTbl2Addr[i].MemOp;
272 unsigned Flags = OpTbl2Addr[i].Flags;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]273 AddTableEntry(RegOp2MemOpTable2Addr, MemOp2RegOpTable,
274 RegOp, MemOp,
275 // Index 0, folded load and store, no alignment requirement.
276 Flags | TB_INDEX_0 | TB_FOLDED_LOAD | TB_FOLDED_STORE);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]277 }
278
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]279 static const X86OpTblEntry OpTbl0[] = {
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]280 { X86::BT16ri8, X86::BT16mi8, TB_FOLDED_LOAD },
281 { X86::BT32ri8, X86::BT32mi8, TB_FOLDED_LOAD },
282 { X86::BT64ri8, X86::BT64mi8, TB_FOLDED_LOAD },
283 { X86::CALL32r, X86::CALL32m, TB_FOLDED_LOAD },
284 { X86::CALL64r, X86::CALL64m, TB_FOLDED_LOAD },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]285 { X86::CMP16ri, X86::CMP16mi, TB_FOLDED_LOAD },
286 { X86::CMP16ri8, X86::CMP16mi8, TB_FOLDED_LOAD },
287 { X86::CMP16rr, X86::CMP16mr, TB_FOLDED_LOAD },
288 { X86::CMP32ri, X86::CMP32mi, TB_FOLDED_LOAD },
289 { X86::CMP32ri8, X86::CMP32mi8, TB_FOLDED_LOAD },
290 { X86::CMP32rr, X86::CMP32mr, TB_FOLDED_LOAD },
291 { X86::CMP64ri32, X86::CMP64mi32, TB_FOLDED_LOAD },
292 { X86::CMP64ri8, X86::CMP64mi8, TB_FOLDED_LOAD },
293 { X86::CMP64rr, X86::CMP64mr, TB_FOLDED_LOAD },
294 { X86::CMP8ri, X86::CMP8mi, TB_FOLDED_LOAD },
295 { X86::CMP8rr, X86::CMP8mr, TB_FOLDED_LOAD },
296 { X86::DIV16r, X86::DIV16m, TB_FOLDED_LOAD },
297 { X86::DIV32r, X86::DIV32m, TB_FOLDED_LOAD },
298 { X86::DIV64r, X86::DIV64m, TB_FOLDED_LOAD },
299 { X86::DIV8r, X86::DIV8m, TB_FOLDED_LOAD },
300 { X86::EXTRACTPSrr, X86::EXTRACTPSmr, TB_FOLDED_STORE | TB_ALIGN_16 },
301 { X86::FsMOVAPDrr, X86::MOVSDmr, TB_FOLDED_STORE | TB_NO_REVERSE },
302 { X86::FsMOVAPSrr, X86::MOVSSmr, TB_FOLDED_STORE | TB_NO_REVERSE },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]303 { X86::IDIV16r, X86::IDIV16m, TB_FOLDED_LOAD },
304 { X86::IDIV32r, X86::IDIV32m, TB_FOLDED_LOAD },
305 { X86::IDIV64r, X86::IDIV64m, TB_FOLDED_LOAD },
306 { X86::IDIV8r, X86::IDIV8m, TB_FOLDED_LOAD },
307 { X86::IMUL16r, X86::IMUL16m, TB_FOLDED_LOAD },
308 { X86::IMUL32r, X86::IMUL32m, TB_FOLDED_LOAD },
309 { X86::IMUL64r, X86::IMUL64m, TB_FOLDED_LOAD },
310 { X86::IMUL8r, X86::IMUL8m, TB_FOLDED_LOAD },
311 { X86::JMP32r, X86::JMP32m, TB_FOLDED_LOAD },
312 { X86::JMP64r, X86::JMP64m, TB_FOLDED_LOAD },
313 { X86::MOV16ri, X86::MOV16mi, TB_FOLDED_STORE },
314 { X86::MOV16rr, X86::MOV16mr, TB_FOLDED_STORE },
315 { X86::MOV32ri, X86::MOV32mi, TB_FOLDED_STORE },
316 { X86::MOV32rr, X86::MOV32mr, TB_FOLDED_STORE },
317 { X86::MOV64ri32, X86::MOV64mi32, TB_FOLDED_STORE },
318 { X86::MOV64rr, X86::MOV64mr, TB_FOLDED_STORE },
319 { X86::MOV8ri, X86::MOV8mi, TB_FOLDED_STORE },
320 { X86::MOV8rr, X86::MOV8mr, TB_FOLDED_STORE },
321 { X86::MOV8rr_NOREX, X86::MOV8mr_NOREX, TB_FOLDED_STORE },
322 { X86::MOVAPDrr, X86::MOVAPDmr, TB_FOLDED_STORE | TB_ALIGN_16 },
323 { X86::MOVAPSrr, X86::MOVAPSmr, TB_FOLDED_STORE | TB_ALIGN_16 },
324 { X86::MOVDQArr, X86::MOVDQAmr, TB_FOLDED_STORE | TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]325 { X86::MOVPDI2DIrr, X86::MOVPDI2DImr, TB_FOLDED_STORE },
326 { X86::MOVPQIto64rr,X86::MOVPQI2QImr, TB_FOLDED_STORE },
327 { X86::MOVSDto64rr, X86::MOVSDto64mr, TB_FOLDED_STORE },
328 { X86::MOVSS2DIrr, X86::MOVSS2DImr, TB_FOLDED_STORE },
329 { X86::MOVUPDrr, X86::MOVUPDmr, TB_FOLDED_STORE },
330 { X86::MOVUPSrr, X86::MOVUPSmr, TB_FOLDED_STORE },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]331 { X86::MUL16r, X86::MUL16m, TB_FOLDED_LOAD },
332 { X86::MUL32r, X86::MUL32m, TB_FOLDED_LOAD },
333 { X86::MUL64r, X86::MUL64m, TB_FOLDED_LOAD },
334 { X86::MUL8r, X86::MUL8m, TB_FOLDED_LOAD },
335 { X86::SETAEr, X86::SETAEm, TB_FOLDED_STORE },
336 { X86::SETAr, X86::SETAm, TB_FOLDED_STORE },
337 { X86::SETBEr, X86::SETBEm, TB_FOLDED_STORE },
338 { X86::SETBr, X86::SETBm, TB_FOLDED_STORE },
339 { X86::SETEr, X86::SETEm, TB_FOLDED_STORE },
340 { X86::SETGEr, X86::SETGEm, TB_FOLDED_STORE },
341 { X86::SETGr, X86::SETGm, TB_FOLDED_STORE },
342 { X86::SETLEr, X86::SETLEm, TB_FOLDED_STORE },
343 { X86::SETLr, X86::SETLm, TB_FOLDED_STORE },
344 { X86::SETNEr, X86::SETNEm, TB_FOLDED_STORE },
345 { X86::SETNOr, X86::SETNOm, TB_FOLDED_STORE },
346 { X86::SETNPr, X86::SETNPm, TB_FOLDED_STORE },
347 { X86::SETNSr, X86::SETNSm, TB_FOLDED_STORE },
348 { X86::SETOr, X86::SETOm, TB_FOLDED_STORE },
349 { X86::SETPr, X86::SETPm, TB_FOLDED_STORE },
350 { X86::SETSr, X86::SETSm, TB_FOLDED_STORE },
351 { X86::TAILJMPr, X86::TAILJMPm, TB_FOLDED_LOAD },
352 { X86::TAILJMPr64, X86::TAILJMPm64, TB_FOLDED_LOAD },
353 { X86::TEST16ri, X86::TEST16mi, TB_FOLDED_LOAD },
354 { X86::TEST32ri, X86::TEST32mi, TB_FOLDED_LOAD },
355 { X86::TEST64ri32, X86::TEST64mi32, TB_FOLDED_LOAD },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]356 { X86::TEST8ri, X86::TEST8mi, TB_FOLDED_LOAD },
357 // AVX 128-bit versions of foldable instructions
358 { X86::VEXTRACTPSrr,X86::VEXTRACTPSmr, TB_FOLDED_STORE | TB_ALIGN_16 },
359 { X86::FsVMOVAPDrr, X86::VMOVSDmr, TB_FOLDED_STORE | TB_NO_REVERSE },
360 { X86::FsVMOVAPSrr, X86::VMOVSSmr, TB_FOLDED_STORE | TB_NO_REVERSE },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]361 { X86::VEXTRACTF128rr, X86::VEXTRACTF128mr, TB_FOLDED_STORE | TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]362 { X86::VMOVAPDrr, X86::VMOVAPDmr, TB_FOLDED_STORE | TB_ALIGN_16 },
363 { X86::VMOVAPSrr, X86::VMOVAPSmr, TB_FOLDED_STORE | TB_ALIGN_16 },
364 { X86::VMOVDQArr, X86::VMOVDQAmr, TB_FOLDED_STORE | TB_ALIGN_16 },
365 { X86::VMOVPDI2DIrr,X86::VMOVPDI2DImr, TB_FOLDED_STORE },
366 { X86::VMOVPQIto64rr, X86::VMOVPQI2QImr,TB_FOLDED_STORE },
367 { X86::VMOVSDto64rr,X86::VMOVSDto64mr, TB_FOLDED_STORE },
368 { X86::VMOVSS2DIrr, X86::VMOVSS2DImr, TB_FOLDED_STORE },
369 { X86::VMOVUPDrr, X86::VMOVUPDmr, TB_FOLDED_STORE },
370 { X86::VMOVUPSrr, X86::VMOVUPSmr, TB_FOLDED_STORE },
371 // AVX 256-bit foldable instructions
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]372 { X86::VEXTRACTI128rr, X86::VEXTRACTI128mr, TB_FOLDED_STORE | TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]373 { X86::VMOVAPDYrr, X86::VMOVAPDYmr, TB_FOLDED_STORE | TB_ALIGN_32 },
374 { X86::VMOVAPSYrr, X86::VMOVAPSYmr, TB_FOLDED_STORE | TB_ALIGN_32 },
375 { X86::VMOVDQAYrr, X86::VMOVDQAYmr, TB_FOLDED_STORE | TB_ALIGN_32 },
376 { X86::VMOVUPDYrr, X86::VMOVUPDYmr, TB_FOLDED_STORE },
377 { X86::VMOVUPSYrr, X86::VMOVUPSYmr, TB_FOLDED_STORE }
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]378 };
379
380 for (unsigned i = 0, e = array_lengthof(OpTbl0); i != e; ++i) {
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]381 unsigned RegOp = OpTbl0[i].RegOp;
382 unsigned MemOp = OpTbl0[i].MemOp;
383 unsigned Flags = OpTbl0[i].Flags;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]384 AddTableEntry(RegOp2MemOpTable0, MemOp2RegOpTable,
385 RegOp, MemOp, TB_INDEX_0 | Flags);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]386 }
387
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]388 static const X86OpTblEntry OpTbl1[] = {
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]389 { X86::CMP16rr, X86::CMP16rm, 0 },
390 { X86::CMP32rr, X86::CMP32rm, 0 },
391 { X86::CMP64rr, X86::CMP64rm, 0 },
392 { X86::CMP8rr, X86::CMP8rm, 0 },
393 { X86::CVTSD2SSrr, X86::CVTSD2SSrm, 0 },
394 { X86::CVTSI2SD64rr, X86::CVTSI2SD64rm, 0 },
395 { X86::CVTSI2SDrr, X86::CVTSI2SDrm, 0 },
396 { X86::CVTSI2SS64rr, X86::CVTSI2SS64rm, 0 },
397 { X86::CVTSI2SSrr, X86::CVTSI2SSrm, 0 },
398 { X86::CVTSS2SDrr, X86::CVTSS2SDrm, 0 },
399 { X86::CVTTSD2SI64rr, X86::CVTTSD2SI64rm, 0 },
400 { X86::CVTTSD2SIrr, X86::CVTTSD2SIrm, 0 },
401 { X86::CVTTSS2SI64rr, X86::CVTTSS2SI64rm, 0 },
402 { X86::CVTTSS2SIrr, X86::CVTTSS2SIrm, 0 },
403 { X86::FsMOVAPDrr, X86::MOVSDrm, TB_NO_REVERSE },
404 { X86::FsMOVAPSrr, X86::MOVSSrm, TB_NO_REVERSE },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]405 { X86::IMUL16rri, X86::IMUL16rmi, 0 },
406 { X86::IMUL16rri8, X86::IMUL16rmi8, 0 },
407 { X86::IMUL32rri, X86::IMUL32rmi, 0 },
408 { X86::IMUL32rri8, X86::IMUL32rmi8, 0 },
409 { X86::IMUL64rri32, X86::IMUL64rmi32, 0 },
410 { X86::IMUL64rri8, X86::IMUL64rmi8, 0 },
411 { X86::Int_COMISDrr, X86::Int_COMISDrm, 0 },
412 { X86::Int_COMISSrr, X86::Int_COMISSrm, 0 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]413 { X86::CVTSD2SI64rr, X86::CVTSD2SI64rm, 0 },
414 { X86::CVTSD2SIrr, X86::CVTSD2SIrm, 0 },
Craig Topper8e58b3e2012-06-15 07:02:58 +0000[diff] [blame]415 { X86::CVTSS2SI64rr, X86::CVTSS2SI64rm, 0 },
416 { X86::CVTSS2SIrr, X86::CVTSS2SIrm, 0 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]417 { X86::Int_CVTSD2SSrr, X86::Int_CVTSD2SSrm, 0 },
418 { X86::Int_CVTSI2SD64rr,X86::Int_CVTSI2SD64rm, 0 },
419 { X86::Int_CVTSI2SDrr, X86::Int_CVTSI2SDrm, 0 },
420 { X86::Int_CVTSI2SS64rr,X86::Int_CVTSI2SS64rm, 0 },
421 { X86::Int_CVTSI2SSrr, X86::Int_CVTSI2SSrm, 0 },
422 { X86::Int_CVTSS2SDrr, X86::Int_CVTSS2SDrm, 0 },
423 { X86::CVTTPD2DQrr, X86::CVTTPD2DQrm, TB_ALIGN_16 },
424 { X86::CVTTPS2DQrr, X86::CVTTPS2DQrm, TB_ALIGN_16 },
425 { X86::Int_CVTTSD2SI64rr,X86::Int_CVTTSD2SI64rm, 0 },
426 { X86::Int_CVTTSD2SIrr, X86::Int_CVTTSD2SIrm, 0 },
427 { X86::Int_CVTTSS2SI64rr,X86::Int_CVTTSS2SI64rm, 0 },
428 { X86::Int_CVTTSS2SIrr, X86::Int_CVTTSS2SIrm, 0 },
429 { X86::Int_UCOMISDrr, X86::Int_UCOMISDrm, 0 },
430 { X86::Int_UCOMISSrr, X86::Int_UCOMISSrm, 0 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]431 { X86::MOV16rr, X86::MOV16rm, 0 },
432 { X86::MOV32rr, X86::MOV32rm, 0 },
433 { X86::MOV64rr, X86::MOV64rm, 0 },
434 { X86::MOV64toPQIrr, X86::MOVQI2PQIrm, 0 },
435 { X86::MOV64toSDrr, X86::MOV64toSDrm, 0 },
436 { X86::MOV8rr, X86::MOV8rm, 0 },
437 { X86::MOVAPDrr, X86::MOVAPDrm, TB_ALIGN_16 },
438 { X86::MOVAPSrr, X86::MOVAPSrm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]439 { X86::MOVDDUPrr, X86::MOVDDUPrm, 0 },
440 { X86::MOVDI2PDIrr, X86::MOVDI2PDIrm, 0 },
441 { X86::MOVDI2SSrr, X86::MOVDI2SSrm, 0 },
442 { X86::MOVDQArr, X86::MOVDQArm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]443 { X86::MOVSHDUPrr, X86::MOVSHDUPrm, TB_ALIGN_16 },
444 { X86::MOVSLDUPrr, X86::MOVSLDUPrm, TB_ALIGN_16 },
445 { X86::MOVSX16rr8, X86::MOVSX16rm8, 0 },
446 { X86::MOVSX32rr16, X86::MOVSX32rm16, 0 },
447 { X86::MOVSX32rr8, X86::MOVSX32rm8, 0 },
448 { X86::MOVSX64rr16, X86::MOVSX64rm16, 0 },
449 { X86::MOVSX64rr32, X86::MOVSX64rm32, 0 },
450 { X86::MOVSX64rr8, X86::MOVSX64rm8, 0 },
451 { X86::MOVUPDrr, X86::MOVUPDrm, TB_ALIGN_16 },
452 { X86::MOVUPSrr, X86::MOVUPSrm, 0 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]453 { X86::MOVZDI2PDIrr, X86::MOVZDI2PDIrm, 0 },
454 { X86::MOVZQI2PQIrr, X86::MOVZQI2PQIrm, 0 },
455 { X86::MOVZPQILo2PQIrr, X86::MOVZPQILo2PQIrm, TB_ALIGN_16 },
456 { X86::MOVZX16rr8, X86::MOVZX16rm8, 0 },
457 { X86::MOVZX32rr16, X86::MOVZX32rm16, 0 },
458 { X86::MOVZX32_NOREXrr8, X86::MOVZX32_NOREXrm8, 0 },
459 { X86::MOVZX32rr8, X86::MOVZX32rm8, 0 },
460 { X86::MOVZX64rr16, X86::MOVZX64rm16, 0 },
461 { X86::MOVZX64rr32, X86::MOVZX64rm32, 0 },
462 { X86::MOVZX64rr8, X86::MOVZX64rm8, 0 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]463 { X86::PABSBrr128, X86::PABSBrm128, TB_ALIGN_16 },
464 { X86::PABSDrr128, X86::PABSDrm128, TB_ALIGN_16 },
465 { X86::PABSWrr128, X86::PABSWrm128, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]466 { X86::PSHUFDri, X86::PSHUFDmi, TB_ALIGN_16 },
467 { X86::PSHUFHWri, X86::PSHUFHWmi, TB_ALIGN_16 },
468 { X86::PSHUFLWri, X86::PSHUFLWmi, TB_ALIGN_16 },
469 { X86::RCPPSr, X86::RCPPSm, TB_ALIGN_16 },
470 { X86::RCPPSr_Int, X86::RCPPSm_Int, TB_ALIGN_16 },
471 { X86::RSQRTPSr, X86::RSQRTPSm, TB_ALIGN_16 },
472 { X86::RSQRTPSr_Int, X86::RSQRTPSm_Int, TB_ALIGN_16 },
473 { X86::RSQRTSSr, X86::RSQRTSSm, 0 },
474 { X86::RSQRTSSr_Int, X86::RSQRTSSm_Int, 0 },
475 { X86::SQRTPDr, X86::SQRTPDm, TB_ALIGN_16 },
476 { X86::SQRTPDr_Int, X86::SQRTPDm_Int, TB_ALIGN_16 },
477 { X86::SQRTPSr, X86::SQRTPSm, TB_ALIGN_16 },
478 { X86::SQRTPSr_Int, X86::SQRTPSm_Int, TB_ALIGN_16 },
479 { X86::SQRTSDr, X86::SQRTSDm, 0 },
480 { X86::SQRTSDr_Int, X86::SQRTSDm_Int, 0 },
481 { X86::SQRTSSr, X86::SQRTSSm, 0 },
482 { X86::SQRTSSr_Int, X86::SQRTSSm_Int, 0 },
483 { X86::TEST16rr, X86::TEST16rm, 0 },
484 { X86::TEST32rr, X86::TEST32rm, 0 },
485 { X86::TEST64rr, X86::TEST64rm, 0 },
486 { X86::TEST8rr, X86::TEST8rm, 0 },
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]487 // FIXME: TEST*rr EAX,EAX ---> CMP [mem], 0
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]488 { X86::UCOMISDrr, X86::UCOMISDrm, 0 },
489 { X86::UCOMISSrr, X86::UCOMISSrm, 0 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]490 // AVX 128-bit versions of foldable instructions
491 { X86::Int_VCOMISDrr, X86::Int_VCOMISDrm, 0 },
492 { X86::Int_VCOMISSrr, X86::Int_VCOMISSrm, 0 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]493 { X86::Int_VUCOMISDrr, X86::Int_VUCOMISDrm, 0 },
494 { X86::Int_VUCOMISSrr, X86::Int_VUCOMISSrm, 0 },
Craig Topper8e58b3e2012-06-15 07:02:58 +0000[diff] [blame]495 { X86::VCVTTSD2SI64rr, X86::VCVTTSD2SI64rm, 0 },
496 { X86::Int_VCVTTSD2SI64rr,X86::Int_VCVTTSD2SI64rm,0 },
Pete Cooper312091e2012-06-14 22:12:58 +0000[diff] [blame]497 { X86::VCVTTSD2SIrr, X86::VCVTTSD2SIrm, 0 },
Craig Topper8e58b3e2012-06-15 07:02:58 +0000[diff] [blame]498 { X86::Int_VCVTTSD2SIrr,X86::Int_VCVTTSD2SIrm, 0 },
499 { X86::VCVTTSS2SI64rr, X86::VCVTTSS2SI64rm, 0 },
500 { X86::Int_VCVTTSS2SI64rr,X86::Int_VCVTTSS2SI64rm,0 },
501 { X86::VCVTTSS2SIrr, X86::VCVTTSS2SIrm, 0 },
502 { X86::Int_VCVTTSS2SIrr,X86::Int_VCVTTSS2SIrm, 0 },
503 { X86::VCVTSD2SI64rr, X86::VCVTSD2SI64rm, 0 },
504 { X86::VCVTSD2SIrr, X86::VCVTSD2SIrm, 0 },
505 { X86::VCVTSS2SI64rr, X86::VCVTSS2SI64rm, 0 },
506 { X86::VCVTSS2SIrr, X86::VCVTSS2SIrm, 0 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]507 { X86::FsVMOVAPDrr, X86::VMOVSDrm, TB_NO_REVERSE },
508 { X86::FsVMOVAPSrr, X86::VMOVSSrm, TB_NO_REVERSE },
509 { X86::VMOV64toPQIrr, X86::VMOVQI2PQIrm, 0 },
510 { X86::VMOV64toSDrr, X86::VMOV64toSDrm, 0 },
511 { X86::VMOVAPDrr, X86::VMOVAPDrm, TB_ALIGN_16 },
512 { X86::VMOVAPSrr, X86::VMOVAPSrm, TB_ALIGN_16 },
513 { X86::VMOVDDUPrr, X86::VMOVDDUPrm, 0 },
514 { X86::VMOVDI2PDIrr, X86::VMOVDI2PDIrm, 0 },
515 { X86::VMOVDI2SSrr, X86::VMOVDI2SSrm, 0 },
516 { X86::VMOVDQArr, X86::VMOVDQArm, TB_ALIGN_16 },
517 { X86::VMOVSLDUPrr, X86::VMOVSLDUPrm, TB_ALIGN_16 },
518 { X86::VMOVSHDUPrr, X86::VMOVSHDUPrm, TB_ALIGN_16 },
519 { X86::VMOVUPDrr, X86::VMOVUPDrm, TB_ALIGN_16 },
520 { X86::VMOVUPSrr, X86::VMOVUPSrm, 0 },
521 { X86::VMOVZDI2PDIrr, X86::VMOVZDI2PDIrm, 0 },
522 { X86::VMOVZQI2PQIrr, X86::VMOVZQI2PQIrm, 0 },
523 { X86::VMOVZPQILo2PQIrr,X86::VMOVZPQILo2PQIrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]524 { X86::VPABSBrr128, X86::VPABSBrm128, TB_ALIGN_16 },
525 { X86::VPABSDrr128, X86::VPABSDrm128, TB_ALIGN_16 },
526 { X86::VPABSWrr128, X86::VPABSWrm128, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]527 { X86::VPERMILPDri, X86::VPERMILPDmi, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]528 { X86::VPERMILPSri, X86::VPERMILPSmi, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]529 { X86::VPSHUFDri, X86::VPSHUFDmi, TB_ALIGN_16 },
530 { X86::VPSHUFHWri, X86::VPSHUFHWmi, TB_ALIGN_16 },
531 { X86::VPSHUFLWri, X86::VPSHUFLWmi, TB_ALIGN_16 },
532 { X86::VRCPPSr, X86::VRCPPSm, TB_ALIGN_16 },
533 { X86::VRCPPSr_Int, X86::VRCPPSm_Int, TB_ALIGN_16 },
534 { X86::VRSQRTPSr, X86::VRSQRTPSm, TB_ALIGN_16 },
535 { X86::VRSQRTPSr_Int, X86::VRSQRTPSm_Int, TB_ALIGN_16 },
536 { X86::VSQRTPDr, X86::VSQRTPDm, TB_ALIGN_16 },
537 { X86::VSQRTPDr_Int, X86::VSQRTPDm_Int, TB_ALIGN_16 },
538 { X86::VSQRTPSr, X86::VSQRTPSm, TB_ALIGN_16 },
539 { X86::VSQRTPSr_Int, X86::VSQRTPSm_Int, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]540 { X86::VUCOMISDrr, X86::VUCOMISDrm, 0 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]541 { X86::VUCOMISSrr, X86::VUCOMISSrm, 0 },
Nadav Rotemaec9f382012-07-15 12:26:30 +0000[diff] [blame]542 { X86::VBROADCASTSSrr, X86::VBROADCASTSSrm, TB_NO_REVERSE },
543
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]544 // AVX 256-bit foldable instructions
545 { X86::VMOVAPDYrr, X86::VMOVAPDYrm, TB_ALIGN_32 },
546 { X86::VMOVAPSYrr, X86::VMOVAPSYrm, TB_ALIGN_32 },
Craig Topper40385c82012-01-19 08:50:38 +0000[diff] [blame]547 { X86::VMOVDQAYrr, X86::VMOVDQAYrm, TB_ALIGN_32 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]548 { X86::VMOVUPDYrr, X86::VMOVUPDYrm, 0 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]549 { X86::VMOVUPSYrr, X86::VMOVUPSYrm, 0 },
Craig Topper40385c82012-01-19 08:50:38 +0000[diff] [blame]550 { X86::VPERMILPDYri, X86::VPERMILPDYmi, TB_ALIGN_32 },
551 { X86::VPERMILPSYri, X86::VPERMILPSYmi, TB_ALIGN_32 },
Nadav Rotemaec9f382012-07-15 12:26:30 +0000[diff] [blame]552
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]553 // AVX2 foldable instructions
Craig Topper40385c82012-01-19 08:50:38 +0000[diff] [blame]554 { X86::VPABSBrr256, X86::VPABSBrm256, TB_ALIGN_32 },
555 { X86::VPABSDrr256, X86::VPABSDrm256, TB_ALIGN_32 },
556 { X86::VPABSWrr256, X86::VPABSWrm256, TB_ALIGN_32 },
557 { X86::VPSHUFDYri, X86::VPSHUFDYmi, TB_ALIGN_32 },
558 { X86::VPSHUFHWYri, X86::VPSHUFHWYmi, TB_ALIGN_32 },
559 { X86::VPSHUFLWYri, X86::VPSHUFLWYmi, TB_ALIGN_32 },
560 { X86::VRCPPSYr, X86::VRCPPSYm, TB_ALIGN_32 },
561 { X86::VRCPPSYr_Int, X86::VRCPPSYm_Int, TB_ALIGN_32 },
562 { X86::VRSQRTPSYr, X86::VRSQRTPSYm, TB_ALIGN_32 },
563 { X86::VRSQRTPSYr_Int, X86::VRSQRTPSYm_Int, TB_ALIGN_32 },
564 { X86::VSQRTPDYr, X86::VSQRTPDYm, TB_ALIGN_32 },
565 { X86::VSQRTPDYr_Int, X86::VSQRTPDYm_Int, TB_ALIGN_32 },
566 { X86::VSQRTPSYr, X86::VSQRTPSYm, TB_ALIGN_32 },
567 { X86::VSQRTPSYr_Int, X86::VSQRTPSYm_Int, TB_ALIGN_32 },
Nadav Rotemaec9f382012-07-15 12:26:30 +0000[diff] [blame]568 { X86::VBROADCASTSSYrr, X86::VBROADCASTSSYrm, TB_NO_REVERSE },
569 { X86::VBROADCASTSDYrr, X86::VBROADCASTSDYrm, TB_NO_REVERSE },
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]570 };
571
572 for (unsigned i = 0, e = array_lengthof(OpTbl1); i != e; ++i) {
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]573 unsigned RegOp = OpTbl1[i].RegOp;
574 unsigned MemOp = OpTbl1[i].MemOp;
575 unsigned Flags = OpTbl1[i].Flags;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]576 AddTableEntry(RegOp2MemOpTable1, MemOp2RegOpTable,
577 RegOp, MemOp,
578 // Index 1, folded load
579 Flags | TB_INDEX_1 | TB_FOLDED_LOAD);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]580 }
581
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]582 static const X86OpTblEntry OpTbl2[] = {
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]583 { X86::ADC32rr, X86::ADC32rm, 0 },
584 { X86::ADC64rr, X86::ADC64rm, 0 },
585 { X86::ADD16rr, X86::ADD16rm, 0 },
586 { X86::ADD16rr_DB, X86::ADD16rm, TB_NO_REVERSE },
587 { X86::ADD32rr, X86::ADD32rm, 0 },
588 { X86::ADD32rr_DB, X86::ADD32rm, TB_NO_REVERSE },
589 { X86::ADD64rr, X86::ADD64rm, 0 },
590 { X86::ADD64rr_DB, X86::ADD64rm, TB_NO_REVERSE },
591 { X86::ADD8rr, X86::ADD8rm, 0 },
592 { X86::ADDPDrr, X86::ADDPDrm, TB_ALIGN_16 },
593 { X86::ADDPSrr, X86::ADDPSrm, TB_ALIGN_16 },
594 { X86::ADDSDrr, X86::ADDSDrm, 0 },
595 { X86::ADDSSrr, X86::ADDSSrm, 0 },
596 { X86::ADDSUBPDrr, X86::ADDSUBPDrm, TB_ALIGN_16 },
597 { X86::ADDSUBPSrr, X86::ADDSUBPSrm, TB_ALIGN_16 },
598 { X86::AND16rr, X86::AND16rm, 0 },
599 { X86::AND32rr, X86::AND32rm, 0 },
600 { X86::AND64rr, X86::AND64rm, 0 },
601 { X86::AND8rr, X86::AND8rm, 0 },
602 { X86::ANDNPDrr, X86::ANDNPDrm, TB_ALIGN_16 },
603 { X86::ANDNPSrr, X86::ANDNPSrm, TB_ALIGN_16 },
604 { X86::ANDPDrr, X86::ANDPDrm, TB_ALIGN_16 },
605 { X86::ANDPSrr, X86::ANDPSrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]606 { X86::BLENDPDrri, X86::BLENDPDrmi, TB_ALIGN_16 },
607 { X86::BLENDPSrri, X86::BLENDPSrmi, TB_ALIGN_16 },
608 { X86::BLENDVPDrr0, X86::BLENDVPDrm0, TB_ALIGN_16 },
609 { X86::BLENDVPSrr0, X86::BLENDVPSrm0, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]610 { X86::CMOVA16rr, X86::CMOVA16rm, 0 },
611 { X86::CMOVA32rr, X86::CMOVA32rm, 0 },
612 { X86::CMOVA64rr, X86::CMOVA64rm, 0 },
613 { X86::CMOVAE16rr, X86::CMOVAE16rm, 0 },
614 { X86::CMOVAE32rr, X86::CMOVAE32rm, 0 },
615 { X86::CMOVAE64rr, X86::CMOVAE64rm, 0 },
616 { X86::CMOVB16rr, X86::CMOVB16rm, 0 },
617 { X86::CMOVB32rr, X86::CMOVB32rm, 0 },
618 { X86::CMOVB64rr, X86::CMOVB64rm, 0 },
619 { X86::CMOVBE16rr, X86::CMOVBE16rm, 0 },
620 { X86::CMOVBE32rr, X86::CMOVBE32rm, 0 },
621 { X86::CMOVBE64rr, X86::CMOVBE64rm, 0 },
622 { X86::CMOVE16rr, X86::CMOVE16rm, 0 },
623 { X86::CMOVE32rr, X86::CMOVE32rm, 0 },
624 { X86::CMOVE64rr, X86::CMOVE64rm, 0 },
625 { X86::CMOVG16rr, X86::CMOVG16rm, 0 },
626 { X86::CMOVG32rr, X86::CMOVG32rm, 0 },
627 { X86::CMOVG64rr, X86::CMOVG64rm, 0 },
628 { X86::CMOVGE16rr, X86::CMOVGE16rm, 0 },
629 { X86::CMOVGE32rr, X86::CMOVGE32rm, 0 },
630 { X86::CMOVGE64rr, X86::CMOVGE64rm, 0 },
631 { X86::CMOVL16rr, X86::CMOVL16rm, 0 },
632 { X86::CMOVL32rr, X86::CMOVL32rm, 0 },
633 { X86::CMOVL64rr, X86::CMOVL64rm, 0 },
634 { X86::CMOVLE16rr, X86::CMOVLE16rm, 0 },
635 { X86::CMOVLE32rr, X86::CMOVLE32rm, 0 },
636 { X86::CMOVLE64rr, X86::CMOVLE64rm, 0 },
637 { X86::CMOVNE16rr, X86::CMOVNE16rm, 0 },
638 { X86::CMOVNE32rr, X86::CMOVNE32rm, 0 },
639 { X86::CMOVNE64rr, X86::CMOVNE64rm, 0 },
640 { X86::CMOVNO16rr, X86::CMOVNO16rm, 0 },
641 { X86::CMOVNO32rr, X86::CMOVNO32rm, 0 },
642 { X86::CMOVNO64rr, X86::CMOVNO64rm, 0 },
643 { X86::CMOVNP16rr, X86::CMOVNP16rm, 0 },
644 { X86::CMOVNP32rr, X86::CMOVNP32rm, 0 },
645 { X86::CMOVNP64rr, X86::CMOVNP64rm, 0 },
646 { X86::CMOVNS16rr, X86::CMOVNS16rm, 0 },
647 { X86::CMOVNS32rr, X86::CMOVNS32rm, 0 },
648 { X86::CMOVNS64rr, X86::CMOVNS64rm, 0 },
649 { X86::CMOVO16rr, X86::CMOVO16rm, 0 },
650 { X86::CMOVO32rr, X86::CMOVO32rm, 0 },
651 { X86::CMOVO64rr, X86::CMOVO64rm, 0 },
652 { X86::CMOVP16rr, X86::CMOVP16rm, 0 },
653 { X86::CMOVP32rr, X86::CMOVP32rm, 0 },
654 { X86::CMOVP64rr, X86::CMOVP64rm, 0 },
655 { X86::CMOVS16rr, X86::CMOVS16rm, 0 },
656 { X86::CMOVS32rr, X86::CMOVS32rm, 0 },
657 { X86::CMOVS64rr, X86::CMOVS64rm, 0 },
658 { X86::CMPPDrri, X86::CMPPDrmi, TB_ALIGN_16 },
659 { X86::CMPPSrri, X86::CMPPSrmi, TB_ALIGN_16 },
660 { X86::CMPSDrr, X86::CMPSDrm, 0 },
661 { X86::CMPSSrr, X86::CMPSSrm, 0 },
662 { X86::DIVPDrr, X86::DIVPDrm, TB_ALIGN_16 },
663 { X86::DIVPSrr, X86::DIVPSrm, TB_ALIGN_16 },
664 { X86::DIVSDrr, X86::DIVSDrm, 0 },
665 { X86::DIVSSrr, X86::DIVSSrm, 0 },
666 { X86::FsANDNPDrr, X86::FsANDNPDrm, TB_ALIGN_16 },
667 { X86::FsANDNPSrr, X86::FsANDNPSrm, TB_ALIGN_16 },
668 { X86::FsANDPDrr, X86::FsANDPDrm, TB_ALIGN_16 },
669 { X86::FsANDPSrr, X86::FsANDPSrm, TB_ALIGN_16 },
670 { X86::FsORPDrr, X86::FsORPDrm, TB_ALIGN_16 },
671 { X86::FsORPSrr, X86::FsORPSrm, TB_ALIGN_16 },
672 { X86::FsXORPDrr, X86::FsXORPDrm, TB_ALIGN_16 },
673 { X86::FsXORPSrr, X86::FsXORPSrm, TB_ALIGN_16 },
674 { X86::HADDPDrr, X86::HADDPDrm, TB_ALIGN_16 },
675 { X86::HADDPSrr, X86::HADDPSrm, TB_ALIGN_16 },
676 { X86::HSUBPDrr, X86::HSUBPDrm, TB_ALIGN_16 },
677 { X86::HSUBPSrr, X86::HSUBPSrm, TB_ALIGN_16 },
678 { X86::IMUL16rr, X86::IMUL16rm, 0 },
679 { X86::IMUL32rr, X86::IMUL32rm, 0 },
680 { X86::IMUL64rr, X86::IMUL64rm, 0 },
681 { X86::Int_CMPSDrr, X86::Int_CMPSDrm, 0 },
682 { X86::Int_CMPSSrr, X86::Int_CMPSSrm, 0 },
683 { X86::MAXPDrr, X86::MAXPDrm, TB_ALIGN_16 },
684 { X86::MAXPDrr_Int, X86::MAXPDrm_Int, TB_ALIGN_16 },
685 { X86::MAXPSrr, X86::MAXPSrm, TB_ALIGN_16 },
686 { X86::MAXPSrr_Int, X86::MAXPSrm_Int, TB_ALIGN_16 },
687 { X86::MAXSDrr, X86::MAXSDrm, 0 },
688 { X86::MAXSDrr_Int, X86::MAXSDrm_Int, 0 },
689 { X86::MAXSSrr, X86::MAXSSrm, 0 },
690 { X86::MAXSSrr_Int, X86::MAXSSrm_Int, 0 },
691 { X86::MINPDrr, X86::MINPDrm, TB_ALIGN_16 },
692 { X86::MINPDrr_Int, X86::MINPDrm_Int, TB_ALIGN_16 },
693 { X86::MINPSrr, X86::MINPSrm, TB_ALIGN_16 },
694 { X86::MINPSrr_Int, X86::MINPSrm_Int, TB_ALIGN_16 },
695 { X86::MINSDrr, X86::MINSDrm, 0 },
696 { X86::MINSDrr_Int, X86::MINSDrm_Int, 0 },
697 { X86::MINSSrr, X86::MINSSrm, 0 },
698 { X86::MINSSrr_Int, X86::MINSSrm_Int, 0 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]699 { X86::MPSADBWrri, X86::MPSADBWrmi, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]700 { X86::MULPDrr, X86::MULPDrm, TB_ALIGN_16 },
701 { X86::MULPSrr, X86::MULPSrm, TB_ALIGN_16 },
702 { X86::MULSDrr, X86::MULSDrm, 0 },
703 { X86::MULSSrr, X86::MULSSrm, 0 },
704 { X86::OR16rr, X86::OR16rm, 0 },
705 { X86::OR32rr, X86::OR32rm, 0 },
706 { X86::OR64rr, X86::OR64rm, 0 },
707 { X86::OR8rr, X86::OR8rm, 0 },
708 { X86::ORPDrr, X86::ORPDrm, TB_ALIGN_16 },
709 { X86::ORPSrr, X86::ORPSrm, TB_ALIGN_16 },
710 { X86::PACKSSDWrr, X86::PACKSSDWrm, TB_ALIGN_16 },
711 { X86::PACKSSWBrr, X86::PACKSSWBrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]712 { X86::PACKUSDWrr, X86::PACKUSDWrm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]713 { X86::PACKUSWBrr, X86::PACKUSWBrm, TB_ALIGN_16 },
714 { X86::PADDBrr, X86::PADDBrm, TB_ALIGN_16 },
715 { X86::PADDDrr, X86::PADDDrm, TB_ALIGN_16 },
716 { X86::PADDQrr, X86::PADDQrm, TB_ALIGN_16 },
717 { X86::PADDSBrr, X86::PADDSBrm, TB_ALIGN_16 },
718 { X86::PADDSWrr, X86::PADDSWrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]719 { X86::PADDUSBrr, X86::PADDUSBrm, TB_ALIGN_16 },
720 { X86::PADDUSWrr, X86::PADDUSWrm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]721 { X86::PADDWrr, X86::PADDWrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]722 { X86::PALIGNR128rr, X86::PALIGNR128rm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]723 { X86::PANDNrr, X86::PANDNrm, TB_ALIGN_16 },
724 { X86::PANDrr, X86::PANDrm, TB_ALIGN_16 },
725 { X86::PAVGBrr, X86::PAVGBrm, TB_ALIGN_16 },
726 { X86::PAVGWrr, X86::PAVGWrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]727 { X86::PBLENDWrri, X86::PBLENDWrmi, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]728 { X86::PCMPEQBrr, X86::PCMPEQBrm, TB_ALIGN_16 },
729 { X86::PCMPEQDrr, X86::PCMPEQDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]730 { X86::PCMPEQQrr, X86::PCMPEQQrm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]731 { X86::PCMPEQWrr, X86::PCMPEQWrm, TB_ALIGN_16 },
732 { X86::PCMPGTBrr, X86::PCMPGTBrm, TB_ALIGN_16 },
733 { X86::PCMPGTDrr, X86::PCMPGTDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]734 { X86::PCMPGTQrr, X86::PCMPGTQrm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]735 { X86::PCMPGTWrr, X86::PCMPGTWrm, TB_ALIGN_16 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]736 { X86::PHADDDrr, X86::PHADDDrm, TB_ALIGN_16 },
737 { X86::PHADDWrr, X86::PHADDWrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]738 { X86::PHADDSWrr128, X86::PHADDSWrm128, TB_ALIGN_16 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]739 { X86::PHSUBDrr, X86::PHSUBDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]740 { X86::PHSUBSWrr128, X86::PHSUBSWrm128, TB_ALIGN_16 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]741 { X86::PHSUBWrr, X86::PHSUBWrm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]742 { X86::PINSRWrri, X86::PINSRWrmi, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]743 { X86::PMADDUBSWrr128, X86::PMADDUBSWrm128, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]744 { X86::PMADDWDrr, X86::PMADDWDrm, TB_ALIGN_16 },
745 { X86::PMAXSWrr, X86::PMAXSWrm, TB_ALIGN_16 },
746 { X86::PMAXUBrr, X86::PMAXUBrm, TB_ALIGN_16 },
747 { X86::PMINSWrr, X86::PMINSWrm, TB_ALIGN_16 },
748 { X86::PMINUBrr, X86::PMINUBrm, TB_ALIGN_16 },
749 { X86::PMULDQrr, X86::PMULDQrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]750 { X86::PMULHRSWrr128, X86::PMULHRSWrm128, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]751 { X86::PMULHUWrr, X86::PMULHUWrm, TB_ALIGN_16 },
752 { X86::PMULHWrr, X86::PMULHWrm, TB_ALIGN_16 },
753 { X86::PMULLDrr, X86::PMULLDrm, TB_ALIGN_16 },
754 { X86::PMULLWrr, X86::PMULLWrm, TB_ALIGN_16 },
755 { X86::PMULUDQrr, X86::PMULUDQrm, TB_ALIGN_16 },
756 { X86::PORrr, X86::PORrm, TB_ALIGN_16 },
757 { X86::PSADBWrr, X86::PSADBWrm, TB_ALIGN_16 },
Craig Topper969ba282012-01-25 06:43:11 +0000[diff] [blame]758 { X86::PSHUFBrr, X86::PSHUFBrm, TB_ALIGN_16 },
759 { X86::PSIGNBrr, X86::PSIGNBrm, TB_ALIGN_16 },
760 { X86::PSIGNWrr, X86::PSIGNWrm, TB_ALIGN_16 },
761 { X86::PSIGNDrr, X86::PSIGNDrm, TB_ALIGN_16 },
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]762 { X86::PSLLDrr, X86::PSLLDrm, TB_ALIGN_16 },
763 { X86::PSLLQrr, X86::PSLLQrm, TB_ALIGN_16 },
764 { X86::PSLLWrr, X86::PSLLWrm, TB_ALIGN_16 },
765 { X86::PSRADrr, X86::PSRADrm, TB_ALIGN_16 },
766 { X86::PSRAWrr, X86::PSRAWrm, TB_ALIGN_16 },
767 { X86::PSRLDrr, X86::PSRLDrm, TB_ALIGN_16 },
768 { X86::PSRLQrr, X86::PSRLQrm, TB_ALIGN_16 },
769 { X86::PSRLWrr, X86::PSRLWrm, TB_ALIGN_16 },
770 { X86::PSUBBrr, X86::PSUBBrm, TB_ALIGN_16 },
771 { X86::PSUBDrr, X86::PSUBDrm, TB_ALIGN_16 },
772 { X86::PSUBSBrr, X86::PSUBSBrm, TB_ALIGN_16 },
773 { X86::PSUBSWrr, X86::PSUBSWrm, TB_ALIGN_16 },
774 { X86::PSUBWrr, X86::PSUBWrm, TB_ALIGN_16 },
775 { X86::PUNPCKHBWrr, X86::PUNPCKHBWrm, TB_ALIGN_16 },
776 { X86::PUNPCKHDQrr, X86::PUNPCKHDQrm, TB_ALIGN_16 },
777 { X86::PUNPCKHQDQrr, X86::PUNPCKHQDQrm, TB_ALIGN_16 },
778 { X86::PUNPCKHWDrr, X86::PUNPCKHWDrm, TB_ALIGN_16 },
779 { X86::PUNPCKLBWrr, X86::PUNPCKLBWrm, TB_ALIGN_16 },
780 { X86::PUNPCKLDQrr, X86::PUNPCKLDQrm, TB_ALIGN_16 },
781 { X86::PUNPCKLQDQrr, X86::PUNPCKLQDQrm, TB_ALIGN_16 },
782 { X86::PUNPCKLWDrr, X86::PUNPCKLWDrm, TB_ALIGN_16 },
783 { X86::PXORrr, X86::PXORrm, TB_ALIGN_16 },
784 { X86::SBB32rr, X86::SBB32rm, 0 },
785 { X86::SBB64rr, X86::SBB64rm, 0 },
786 { X86::SHUFPDrri, X86::SHUFPDrmi, TB_ALIGN_16 },
787 { X86::SHUFPSrri, X86::SHUFPSrmi, TB_ALIGN_16 },
788 { X86::SUB16rr, X86::SUB16rm, 0 },
789 { X86::SUB32rr, X86::SUB32rm, 0 },
790 { X86::SUB64rr, X86::SUB64rm, 0 },
791 { X86::SUB8rr, X86::SUB8rm, 0 },
792 { X86::SUBPDrr, X86::SUBPDrm, TB_ALIGN_16 },
793 { X86::SUBPSrr, X86::SUBPSrm, TB_ALIGN_16 },
794 { X86::SUBSDrr, X86::SUBSDrm, 0 },
795 { X86::SUBSSrr, X86::SUBSSrm, 0 },
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]796 // FIXME: TEST*rr -> swapped operand of TEST*mr.
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]797 { X86::UNPCKHPDrr, X86::UNPCKHPDrm, TB_ALIGN_16 },
798 { X86::UNPCKHPSrr, X86::UNPCKHPSrm, TB_ALIGN_16 },
799 { X86::UNPCKLPDrr, X86::UNPCKLPDrm, TB_ALIGN_16 },
800 { X86::UNPCKLPSrr, X86::UNPCKLPSrm, TB_ALIGN_16 },
801 { X86::XOR16rr, X86::XOR16rm, 0 },
802 { X86::XOR32rr, X86::XOR32rm, 0 },
803 { X86::XOR64rr, X86::XOR64rm, 0 },
804 { X86::XOR8rr, X86::XOR8rm, 0 },
805 { X86::XORPDrr, X86::XORPDrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]806 { X86::XORPSrr, X86::XORPSrm, TB_ALIGN_16 },
807 // AVX 128-bit versions of foldable instructions
808 { X86::VCVTSD2SSrr, X86::VCVTSD2SSrm, 0 },
809 { X86::Int_VCVTSD2SSrr, X86::Int_VCVTSD2SSrm, 0 },
810 { X86::VCVTSI2SD64rr, X86::VCVTSI2SD64rm, 0 },
811 { X86::Int_VCVTSI2SD64rr, X86::Int_VCVTSI2SD64rm, 0 },
812 { X86::VCVTSI2SDrr, X86::VCVTSI2SDrm, 0 },
813 { X86::Int_VCVTSI2SDrr, X86::Int_VCVTSI2SDrm, 0 },
814 { X86::VCVTSI2SS64rr, X86::VCVTSI2SS64rm, 0 },
815 { X86::Int_VCVTSI2SS64rr, X86::Int_VCVTSI2SS64rm, 0 },
816 { X86::VCVTSI2SSrr, X86::VCVTSI2SSrm, 0 },
817 { X86::Int_VCVTSI2SSrr, X86::Int_VCVTSI2SSrm, 0 },
818 { X86::VCVTSS2SDrr, X86::VCVTSS2SDrm, 0 },
819 { X86::Int_VCVTSS2SDrr, X86::Int_VCVTSS2SDrm, 0 },
Craig Topper13d89c72012-06-25 06:16:00 +0000[diff] [blame]820 { X86::VCVTTPD2DQrr, X86::VCVTTPD2DQXrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]821 { X86::VCVTTPS2DQrr, X86::VCVTTPS2DQrm, TB_ALIGN_16 },
822 { X86::VRSQRTSSr, X86::VRSQRTSSm, 0 },
823 { X86::VSQRTSDr, X86::VSQRTSDm, 0 },
824 { X86::VSQRTSSr, X86::VSQRTSSm, 0 },
825 { X86::VADDPDrr, X86::VADDPDrm, TB_ALIGN_16 },
826 { X86::VADDPSrr, X86::VADDPSrm, TB_ALIGN_16 },
827 { X86::VADDSDrr, X86::VADDSDrm, 0 },
828 { X86::VADDSSrr, X86::VADDSSrm, 0 },
829 { X86::VADDSUBPDrr, X86::VADDSUBPDrm, TB_ALIGN_16 },
830 { X86::VADDSUBPSrr, X86::VADDSUBPSrm, TB_ALIGN_16 },
831 { X86::VANDNPDrr, X86::VANDNPDrm, TB_ALIGN_16 },
832 { X86::VANDNPSrr, X86::VANDNPSrm, TB_ALIGN_16 },
833 { X86::VANDPDrr, X86::VANDPDrm, TB_ALIGN_16 },
834 { X86::VANDPSrr, X86::VANDPSrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]835 { X86::VBLENDPDrri, X86::VBLENDPDrmi, TB_ALIGN_16 },
836 { X86::VBLENDPSrri, X86::VBLENDPSrmi, TB_ALIGN_16 },
837 { X86::VBLENDVPDrr, X86::VBLENDVPDrm, TB_ALIGN_16 },
838 { X86::VBLENDVPSrr, X86::VBLENDVPSrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]839 { X86::VCMPPDrri, X86::VCMPPDrmi, TB_ALIGN_16 },
840 { X86::VCMPPSrri, X86::VCMPPSrmi, TB_ALIGN_16 },
841 { X86::VCMPSDrr, X86::VCMPSDrm, 0 },
842 { X86::VCMPSSrr, X86::VCMPSSrm, 0 },
843 { X86::VDIVPDrr, X86::VDIVPDrm, TB_ALIGN_16 },
844 { X86::VDIVPSrr, X86::VDIVPSrm, TB_ALIGN_16 },
845 { X86::VDIVSDrr, X86::VDIVSDrm, 0 },
846 { X86::VDIVSSrr, X86::VDIVSSrm, 0 },
847 { X86::VFsANDNPDrr, X86::VFsANDNPDrm, TB_ALIGN_16 },
848 { X86::VFsANDNPSrr, X86::VFsANDNPSrm, TB_ALIGN_16 },
849 { X86::VFsANDPDrr, X86::VFsANDPDrm, TB_ALIGN_16 },
850 { X86::VFsANDPSrr, X86::VFsANDPSrm, TB_ALIGN_16 },
851 { X86::VFsORPDrr, X86::VFsORPDrm, TB_ALIGN_16 },
852 { X86::VFsORPSrr, X86::VFsORPSrm, TB_ALIGN_16 },
853 { X86::VFsXORPDrr, X86::VFsXORPDrm, TB_ALIGN_16 },
854 { X86::VFsXORPSrr, X86::VFsXORPSrm, TB_ALIGN_16 },
855 { X86::VHADDPDrr, X86::VHADDPDrm, TB_ALIGN_16 },
856 { X86::VHADDPSrr, X86::VHADDPSrm, TB_ALIGN_16 },
857 { X86::VHSUBPDrr, X86::VHSUBPDrm, TB_ALIGN_16 },
858 { X86::VHSUBPSrr, X86::VHSUBPSrm, TB_ALIGN_16 },
859 { X86::Int_VCMPSDrr, X86::Int_VCMPSDrm, 0 },
860 { X86::Int_VCMPSSrr, X86::Int_VCMPSSrm, 0 },
861 { X86::VMAXPDrr, X86::VMAXPDrm, TB_ALIGN_16 },
862 { X86::VMAXPDrr_Int, X86::VMAXPDrm_Int, TB_ALIGN_16 },
863 { X86::VMAXPSrr, X86::VMAXPSrm, TB_ALIGN_16 },
864 { X86::VMAXPSrr_Int, X86::VMAXPSrm_Int, TB_ALIGN_16 },
865 { X86::VMAXSDrr, X86::VMAXSDrm, 0 },
866 { X86::VMAXSDrr_Int, X86::VMAXSDrm_Int, 0 },
867 { X86::VMAXSSrr, X86::VMAXSSrm, 0 },
868 { X86::VMAXSSrr_Int, X86::VMAXSSrm_Int, 0 },
869 { X86::VMINPDrr, X86::VMINPDrm, TB_ALIGN_16 },
870 { X86::VMINPDrr_Int, X86::VMINPDrm_Int, TB_ALIGN_16 },
871 { X86::VMINPSrr, X86::VMINPSrm, TB_ALIGN_16 },
872 { X86::VMINPSrr_Int, X86::VMINPSrm_Int, TB_ALIGN_16 },
873 { X86::VMINSDrr, X86::VMINSDrm, 0 },
874 { X86::VMINSDrr_Int, X86::VMINSDrm_Int, 0 },
875 { X86::VMINSSrr, X86::VMINSSrm, 0 },
876 { X86::VMINSSrr_Int, X86::VMINSSrm_Int, 0 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]877 { X86::VMPSADBWrri, X86::VMPSADBWrmi, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]878 { X86::VMULPDrr, X86::VMULPDrm, TB_ALIGN_16 },
879 { X86::VMULPSrr, X86::VMULPSrm, TB_ALIGN_16 },
880 { X86::VMULSDrr, X86::VMULSDrm, 0 },
881 { X86::VMULSSrr, X86::VMULSSrm, 0 },
882 { X86::VORPDrr, X86::VORPDrm, TB_ALIGN_16 },
883 { X86::VORPSrr, X86::VORPSrm, TB_ALIGN_16 },
884 { X86::VPACKSSDWrr, X86::VPACKSSDWrm, TB_ALIGN_16 },
885 { X86::VPACKSSWBrr, X86::VPACKSSWBrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]886 { X86::VPACKUSDWrr, X86::VPACKUSDWrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]887 { X86::VPACKUSWBrr, X86::VPACKUSWBrm, TB_ALIGN_16 },
888 { X86::VPADDBrr, X86::VPADDBrm, TB_ALIGN_16 },
889 { X86::VPADDDrr, X86::VPADDDrm, TB_ALIGN_16 },
890 { X86::VPADDQrr, X86::VPADDQrm, TB_ALIGN_16 },
891 { X86::VPADDSBrr, X86::VPADDSBrm, TB_ALIGN_16 },
892 { X86::VPADDSWrr, X86::VPADDSWrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]893 { X86::VPADDUSBrr, X86::VPADDUSBrm, TB_ALIGN_16 },
894 { X86::VPADDUSWrr, X86::VPADDUSWrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]895 { X86::VPADDWrr, X86::VPADDWrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]896 { X86::VPALIGNR128rr, X86::VPALIGNR128rm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]897 { X86::VPANDNrr, X86::VPANDNrm, TB_ALIGN_16 },
898 { X86::VPANDrr, X86::VPANDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]899 { X86::VPAVGBrr, X86::VPAVGBrm, TB_ALIGN_16 },
900 { X86::VPAVGWrr, X86::VPAVGWrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]901 { X86::VPBLENDWrri, X86::VPBLENDWrmi, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]902 { X86::VPCMPEQBrr, X86::VPCMPEQBrm, TB_ALIGN_16 },
903 { X86::VPCMPEQDrr, X86::VPCMPEQDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]904 { X86::VPCMPEQQrr, X86::VPCMPEQQrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]905 { X86::VPCMPEQWrr, X86::VPCMPEQWrm, TB_ALIGN_16 },
906 { X86::VPCMPGTBrr, X86::VPCMPGTBrm, TB_ALIGN_16 },
907 { X86::VPCMPGTDrr, X86::VPCMPGTDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]908 { X86::VPCMPGTQrr, X86::VPCMPGTQrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]909 { X86::VPCMPGTWrr, X86::VPCMPGTWrm, TB_ALIGN_16 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]910 { X86::VPHADDDrr, X86::VPHADDDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]911 { X86::VPHADDSWrr128, X86::VPHADDSWrm128, TB_ALIGN_16 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]912 { X86::VPHADDWrr, X86::VPHADDWrm, TB_ALIGN_16 },
913 { X86::VPHSUBDrr, X86::VPHSUBDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]914 { X86::VPHSUBSWrr128, X86::VPHSUBSWrm128, TB_ALIGN_16 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]915 { X86::VPHSUBWrr, X86::VPHSUBWrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]916 { X86::VPERMILPDrr, X86::VPERMILPDrm, TB_ALIGN_16 },
917 { X86::VPERMILPSrr, X86::VPERMILPSrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]918 { X86::VPINSRWrri, X86::VPINSRWrmi, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]919 { X86::VPMADDUBSWrr128, X86::VPMADDUBSWrm128, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]920 { X86::VPMADDWDrr, X86::VPMADDWDrm, TB_ALIGN_16 },
921 { X86::VPMAXSWrr, X86::VPMAXSWrm, TB_ALIGN_16 },
922 { X86::VPMAXUBrr, X86::VPMAXUBrm, TB_ALIGN_16 },
923 { X86::VPMINSWrr, X86::VPMINSWrm, TB_ALIGN_16 },
924 { X86::VPMINUBrr, X86::VPMINUBrm, TB_ALIGN_16 },
925 { X86::VPMULDQrr, X86::VPMULDQrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]926 { X86::VPMULHRSWrr128, X86::VPMULHRSWrm128, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]927 { X86::VPMULHUWrr, X86::VPMULHUWrm, TB_ALIGN_16 },
928 { X86::VPMULHWrr, X86::VPMULHWrm, TB_ALIGN_16 },
929 { X86::VPMULLDrr, X86::VPMULLDrm, TB_ALIGN_16 },
930 { X86::VPMULLWrr, X86::VPMULLWrm, TB_ALIGN_16 },
931 { X86::VPMULUDQrr, X86::VPMULUDQrm, TB_ALIGN_16 },
932 { X86::VPORrr, X86::VPORrm, TB_ALIGN_16 },
933 { X86::VPSADBWrr, X86::VPSADBWrm, TB_ALIGN_16 },
Craig Topper969ba282012-01-25 06:43:11 +0000[diff] [blame]934 { X86::VPSHUFBrr, X86::VPSHUFBrm, TB_ALIGN_16 },
935 { X86::VPSIGNBrr, X86::VPSIGNBrm, TB_ALIGN_16 },
936 { X86::VPSIGNWrr, X86::VPSIGNWrm, TB_ALIGN_16 },
937 { X86::VPSIGNDrr, X86::VPSIGNDrm, TB_ALIGN_16 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]938 { X86::VPSLLDrr, X86::VPSLLDrm, TB_ALIGN_16 },
939 { X86::VPSLLQrr, X86::VPSLLQrm, TB_ALIGN_16 },
940 { X86::VPSLLWrr, X86::VPSLLWrm, TB_ALIGN_16 },
941 { X86::VPSRADrr, X86::VPSRADrm, TB_ALIGN_16 },
942 { X86::VPSRAWrr, X86::VPSRAWrm, TB_ALIGN_16 },
943 { X86::VPSRLDrr, X86::VPSRLDrm, TB_ALIGN_16 },
944 { X86::VPSRLQrr, X86::VPSRLQrm, TB_ALIGN_16 },
945 { X86::VPSRLWrr, X86::VPSRLWrm, TB_ALIGN_16 },
946 { X86::VPSUBBrr, X86::VPSUBBrm, TB_ALIGN_16 },
947 { X86::VPSUBDrr, X86::VPSUBDrm, TB_ALIGN_16 },
948 { X86::VPSUBSBrr, X86::VPSUBSBrm, TB_ALIGN_16 },
949 { X86::VPSUBSWrr, X86::VPSUBSWrm, TB_ALIGN_16 },
950 { X86::VPSUBWrr, X86::VPSUBWrm, TB_ALIGN_16 },
951 { X86::VPUNPCKHBWrr, X86::VPUNPCKHBWrm, TB_ALIGN_16 },
952 { X86::VPUNPCKHDQrr, X86::VPUNPCKHDQrm, TB_ALIGN_16 },
953 { X86::VPUNPCKHQDQrr, X86::VPUNPCKHQDQrm, TB_ALIGN_16 },
954 { X86::VPUNPCKHWDrr, X86::VPUNPCKHWDrm, TB_ALIGN_16 },
955 { X86::VPUNPCKLBWrr, X86::VPUNPCKLBWrm, TB_ALIGN_16 },
956 { X86::VPUNPCKLDQrr, X86::VPUNPCKLDQrm, TB_ALIGN_16 },
957 { X86::VPUNPCKLQDQrr, X86::VPUNPCKLQDQrm, TB_ALIGN_16 },
958 { X86::VPUNPCKLWDrr, X86::VPUNPCKLWDrm, TB_ALIGN_16 },
959 { X86::VPXORrr, X86::VPXORrm, TB_ALIGN_16 },
960 { X86::VSHUFPDrri, X86::VSHUFPDrmi, TB_ALIGN_16 },
961 { X86::VSHUFPSrri, X86::VSHUFPSrmi, TB_ALIGN_16 },
962 { X86::VSUBPDrr, X86::VSUBPDrm, TB_ALIGN_16 },
963 { X86::VSUBPSrr, X86::VSUBPSrm, TB_ALIGN_16 },
964 { X86::VSUBSDrr, X86::VSUBSDrm, 0 },
965 { X86::VSUBSSrr, X86::VSUBSSrm, 0 },
966 { X86::VUNPCKHPDrr, X86::VUNPCKHPDrm, TB_ALIGN_16 },
967 { X86::VUNPCKHPSrr, X86::VUNPCKHPSrm, TB_ALIGN_16 },
968 { X86::VUNPCKLPDrr, X86::VUNPCKLPDrm, TB_ALIGN_16 },
969 { X86::VUNPCKLPSrr, X86::VUNPCKLPSrm, TB_ALIGN_16 },
970 { X86::VXORPDrr, X86::VXORPDrm, TB_ALIGN_16 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]971 { X86::VXORPSrr, X86::VXORPSrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]972 // AVX 256-bit foldable instructions
973 { X86::VADDPDYrr, X86::VADDPDYrm, TB_ALIGN_32 },
974 { X86::VADDPSYrr, X86::VADDPSYrm, TB_ALIGN_32 },
975 { X86::VADDSUBPDYrr, X86::VADDSUBPDYrm, TB_ALIGN_32 },
976 { X86::VADDSUBPSYrr, X86::VADDSUBPSYrm, TB_ALIGN_32 },
977 { X86::VANDNPDYrr, X86::VANDNPDYrm, TB_ALIGN_32 },
978 { X86::VANDNPSYrr, X86::VANDNPSYrm, TB_ALIGN_32 },
979 { X86::VANDPDYrr, X86::VANDPDYrm, TB_ALIGN_32 },
980 { X86::VANDPSYrr, X86::VANDPSYrm, TB_ALIGN_32 },
981 { X86::VBLENDPDYrri, X86::VBLENDPDYrmi, TB_ALIGN_32 },
982 { X86::VBLENDPSYrri, X86::VBLENDPSYrmi, TB_ALIGN_32 },
983 { X86::VBLENDVPDYrr, X86::VBLENDVPDYrm, TB_ALIGN_32 },
984 { X86::VBLENDVPSYrr, X86::VBLENDVPSYrm, TB_ALIGN_32 },
985 { X86::VCMPPDYrri, X86::VCMPPDYrmi, TB_ALIGN_32 },
986 { X86::VCMPPSYrri, X86::VCMPPSYrmi, TB_ALIGN_32 },
987 { X86::VDIVPDYrr, X86::VDIVPDYrm, TB_ALIGN_32 },
988 { X86::VDIVPSYrr, X86::VDIVPSYrm, TB_ALIGN_32 },
989 { X86::VHADDPDYrr, X86::VHADDPDYrm, TB_ALIGN_32 },
990 { X86::VHADDPSYrr, X86::VHADDPSYrm, TB_ALIGN_32 },
991 { X86::VHSUBPDYrr, X86::VHSUBPDYrm, TB_ALIGN_32 },
992 { X86::VHSUBPSYrr, X86::VHSUBPSYrm, TB_ALIGN_32 },
993 { X86::VINSERTF128rr, X86::VINSERTF128rm, TB_ALIGN_32 },
994 { X86::VMAXPDYrr, X86::VMAXPDYrm, TB_ALIGN_32 },
995 { X86::VMAXPDYrr_Int, X86::VMAXPDYrm_Int, TB_ALIGN_32 },
996 { X86::VMAXPSYrr, X86::VMAXPSYrm, TB_ALIGN_32 },
997 { X86::VMAXPSYrr_Int, X86::VMAXPSYrm_Int, TB_ALIGN_32 },
998 { X86::VMINPDYrr, X86::VMINPDYrm, TB_ALIGN_32 },
999 { X86::VMINPDYrr_Int, X86::VMINPDYrm_Int, TB_ALIGN_32 },
1000 { X86::VMINPSYrr, X86::VMINPSYrm, TB_ALIGN_32 },
1001 { X86::VMINPSYrr_Int, X86::VMINPSYrm_Int, TB_ALIGN_32 },
1002 { X86::VMULPDYrr, X86::VMULPDYrm, TB_ALIGN_32 },
1003 { X86::VMULPSYrr, X86::VMULPSYrm, TB_ALIGN_32 },
1004 { X86::VORPDYrr, X86::VORPDYrm, TB_ALIGN_32 },
1005 { X86::VORPSYrr, X86::VORPSYrm, TB_ALIGN_32 },
1006 { X86::VPERM2F128rr, X86::VPERM2F128rm, TB_ALIGN_32 },
1007 { X86::VPERMILPDYrr, X86::VPERMILPDYrm, TB_ALIGN_32 },
1008 { X86::VPERMILPSYrr, X86::VPERMILPSYrm, TB_ALIGN_32 },
1009 { X86::VSHUFPDYrri, X86::VSHUFPDYrmi, TB_ALIGN_32 },
1010 { X86::VSHUFPSYrri, X86::VSHUFPSYrmi, TB_ALIGN_32 },
1011 { X86::VSUBPDYrr, X86::VSUBPDYrm, TB_ALIGN_32 },
1012 { X86::VSUBPSYrr, X86::VSUBPSYrm, TB_ALIGN_32 },
1013 { X86::VUNPCKHPDYrr, X86::VUNPCKHPDYrm, TB_ALIGN_32 },
1014 { X86::VUNPCKHPSYrr, X86::VUNPCKHPSYrm, TB_ALIGN_32 },
1015 { X86::VUNPCKLPDYrr, X86::VUNPCKLPDYrm, TB_ALIGN_32 },
1016 { X86::VUNPCKLPSYrr, X86::VUNPCKLPSYrm, TB_ALIGN_32 },
1017 { X86::VXORPDYrr, X86::VXORPDYrm, TB_ALIGN_32 },
1018 { X86::VXORPSYrr, X86::VXORPSYrm, TB_ALIGN_32 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]1019 // AVX2 foldable instructions
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1020 { X86::VINSERTI128rr, X86::VINSERTI128rm, TB_ALIGN_16 },
1021 { X86::VPACKSSDWYrr, X86::VPACKSSDWYrm, TB_ALIGN_32 },
1022 { X86::VPACKSSWBYrr, X86::VPACKSSWBYrm, TB_ALIGN_32 },
1023 { X86::VPACKUSDWYrr, X86::VPACKUSDWYrm, TB_ALIGN_32 },
1024 { X86::VPACKUSWBYrr, X86::VPACKUSWBYrm, TB_ALIGN_32 },
1025 { X86::VPADDBYrr, X86::VPADDBYrm, TB_ALIGN_32 },
1026 { X86::VPADDDYrr, X86::VPADDDYrm, TB_ALIGN_32 },
1027 { X86::VPADDQYrr, X86::VPADDQYrm, TB_ALIGN_32 },
1028 { X86::VPADDSBYrr, X86::VPADDSBYrm, TB_ALIGN_32 },
1029 { X86::VPADDSWYrr, X86::VPADDSWYrm, TB_ALIGN_32 },
1030 { X86::VPADDUSBYrr, X86::VPADDUSBYrm, TB_ALIGN_32 },
1031 { X86::VPADDUSWYrr, X86::VPADDUSWYrm, TB_ALIGN_32 },
1032 { X86::VPADDWYrr, X86::VPADDWYrm, TB_ALIGN_32 },
1033 { X86::VPALIGNR256rr, X86::VPALIGNR256rm, TB_ALIGN_32 },
1034 { X86::VPANDNYrr, X86::VPANDNYrm, TB_ALIGN_32 },
1035 { X86::VPANDYrr, X86::VPANDYrm, TB_ALIGN_32 },
1036 { X86::VPAVGBYrr, X86::VPAVGBYrm, TB_ALIGN_32 },
1037 { X86::VPAVGWYrr, X86::VPAVGWYrm, TB_ALIGN_32 },
1038 { X86::VPBLENDDrri, X86::VPBLENDDrmi, TB_ALIGN_32 },
1039 { X86::VPBLENDDYrri, X86::VPBLENDDYrmi, TB_ALIGN_32 },
1040 { X86::VPBLENDWYrri, X86::VPBLENDWYrmi, TB_ALIGN_32 },
1041 { X86::VPCMPEQBYrr, X86::VPCMPEQBYrm, TB_ALIGN_32 },
1042 { X86::VPCMPEQDYrr, X86::VPCMPEQDYrm, TB_ALIGN_32 },
1043 { X86::VPCMPEQQYrr, X86::VPCMPEQQYrm, TB_ALIGN_32 },
1044 { X86::VPCMPEQWYrr, X86::VPCMPEQWYrm, TB_ALIGN_32 },
1045 { X86::VPCMPGTBYrr, X86::VPCMPGTBYrm, TB_ALIGN_32 },
1046 { X86::VPCMPGTDYrr, X86::VPCMPGTDYrm, TB_ALIGN_32 },
1047 { X86::VPCMPGTQYrr, X86::VPCMPGTQYrm, TB_ALIGN_32 },
1048 { X86::VPCMPGTWYrr, X86::VPCMPGTWYrm, TB_ALIGN_32 },
1049 { X86::VPERM2I128rr, X86::VPERM2I128rm, TB_ALIGN_32 },
Craig Topper40385c82012-01-19 08:50:38 +0000[diff] [blame]1050 { X86::VPERMDYrr, X86::VPERMDYrm, TB_ALIGN_32 },
Elena Demikhovsky73c504a2012-04-15 11:18:59 +0000[diff] [blame]1051 { X86::VPERMPDYri, X86::VPERMPDYmi, TB_ALIGN_32 },
Craig Topper40385c82012-01-19 08:50:38 +0000[diff] [blame]1052 { X86::VPERMPSYrr, X86::VPERMPSYrm, TB_ALIGN_32 },
Elena Demikhovsky73c504a2012-04-15 11:18:59 +0000[diff] [blame]1053 { X86::VPERMQYri, X86::VPERMQYmi, TB_ALIGN_32 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]1054 { X86::VPHADDDYrr, X86::VPHADDDYrm, TB_ALIGN_32 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1055 { X86::VPHADDSWrr256, X86::VPHADDSWrm256, TB_ALIGN_32 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]1056 { X86::VPHADDWYrr, X86::VPHADDWYrm, TB_ALIGN_32 },
1057 { X86::VPHSUBDYrr, X86::VPHSUBDYrm, TB_ALIGN_32 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1058 { X86::VPHSUBSWrr256, X86::VPHSUBSWrm256, TB_ALIGN_32 },
Craig Topper4bb3f342012-01-25 05:37:32 +0000[diff] [blame]1059 { X86::VPHSUBWYrr, X86::VPHSUBWYrm, TB_ALIGN_32 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1060 { X86::VPMADDUBSWrr256, X86::VPMADDUBSWrm256, TB_ALIGN_32 },
1061 { X86::VPMADDWDYrr, X86::VPMADDWDYrm, TB_ALIGN_32 },
1062 { X86::VPMAXSWYrr, X86::VPMAXSWYrm, TB_ALIGN_32 },
1063 { X86::VPMAXUBYrr, X86::VPMAXUBYrm, TB_ALIGN_32 },
1064 { X86::VPMINSWYrr, X86::VPMINSWYrm, TB_ALIGN_32 },
1065 { X86::VPMINUBYrr, X86::VPMINUBYrm, TB_ALIGN_32 },
1066 { X86::VMPSADBWYrri, X86::VMPSADBWYrmi, TB_ALIGN_32 },
1067 { X86::VPMULDQYrr, X86::VPMULDQYrm, TB_ALIGN_32 },
1068 { X86::VPMULHRSWrr256, X86::VPMULHRSWrm256, TB_ALIGN_32 },
1069 { X86::VPMULHUWYrr, X86::VPMULHUWYrm, TB_ALIGN_32 },
1070 { X86::VPMULHWYrr, X86::VPMULHWYrm, TB_ALIGN_32 },
1071 { X86::VPMULLDYrr, X86::VPMULLDYrm, TB_ALIGN_32 },
1072 { X86::VPMULLWYrr, X86::VPMULLWYrm, TB_ALIGN_32 },
1073 { X86::VPMULUDQYrr, X86::VPMULUDQYrm, TB_ALIGN_32 },
1074 { X86::VPORYrr, X86::VPORYrm, TB_ALIGN_32 },
1075 { X86::VPSADBWYrr, X86::VPSADBWYrm, TB_ALIGN_32 },
Craig Topper969ba282012-01-25 06:43:11 +0000[diff] [blame]1076 { X86::VPSHUFBYrr, X86::VPSHUFBYrm, TB_ALIGN_32 },
1077 { X86::VPSIGNBYrr, X86::VPSIGNBYrm, TB_ALIGN_32 },
1078 { X86::VPSIGNWYrr, X86::VPSIGNWYrm, TB_ALIGN_32 },
1079 { X86::VPSIGNDYrr, X86::VPSIGNDYrm, TB_ALIGN_32 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]1080 { X86::VPSLLDYrr, X86::VPSLLDYrm, TB_ALIGN_16 },
1081 { X86::VPSLLQYrr, X86::VPSLLQYrm, TB_ALIGN_16 },
1082 { X86::VPSLLWYrr, X86::VPSLLWYrm, TB_ALIGN_16 },
1083 { X86::VPSLLVDrr, X86::VPSLLVDrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1084 { X86::VPSLLVDYrr, X86::VPSLLVDYrm, TB_ALIGN_32 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]1085 { X86::VPSLLVQrr, X86::VPSLLVQrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1086 { X86::VPSLLVQYrr, X86::VPSLLVQYrm, TB_ALIGN_32 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]1087 { X86::VPSRADYrr, X86::VPSRADYrm, TB_ALIGN_16 },
1088 { X86::VPSRAWYrr, X86::VPSRAWYrm, TB_ALIGN_16 },
1089 { X86::VPSRAVDrr, X86::VPSRAVDrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1090 { X86::VPSRAVDYrr, X86::VPSRAVDYrm, TB_ALIGN_32 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]1091 { X86::VPSRLDYrr, X86::VPSRLDYrm, TB_ALIGN_16 },
1092 { X86::VPSRLQYrr, X86::VPSRLQYrm, TB_ALIGN_16 },
1093 { X86::VPSRLWYrr, X86::VPSRLWYrm, TB_ALIGN_16 },
1094 { X86::VPSRLVDrr, X86::VPSRLVDrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1095 { X86::VPSRLVDYrr, X86::VPSRLVDYrm, TB_ALIGN_32 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]1096 { X86::VPSRLVQrr, X86::VPSRLVQrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1097 { X86::VPSRLVQYrr, X86::VPSRLVQYrm, TB_ALIGN_32 },
1098 { X86::VPSUBBYrr, X86::VPSUBBYrm, TB_ALIGN_32 },
1099 { X86::VPSUBDYrr, X86::VPSUBDYrm, TB_ALIGN_32 },
1100 { X86::VPSUBSBYrr, X86::VPSUBSBYrm, TB_ALIGN_32 },
1101 { X86::VPSUBSWYrr, X86::VPSUBSWYrm, TB_ALIGN_32 },
1102 { X86::VPSUBWYrr, X86::VPSUBWYrm, TB_ALIGN_32 },
1103 { X86::VPUNPCKHBWYrr, X86::VPUNPCKHBWYrm, TB_ALIGN_32 },
1104 { X86::VPUNPCKHDQYrr, X86::VPUNPCKHDQYrm, TB_ALIGN_32 },
Craig Topperdcce2442011-11-14 08:07:55 +0000[diff] [blame]1105 { X86::VPUNPCKHQDQYrr, X86::VPUNPCKHQDQYrm, TB_ALIGN_16 },
Craig Topper446626d2012-01-14 18:14:53 +0000[diff] [blame]1106 { X86::VPUNPCKHWDYrr, X86::VPUNPCKHWDYrm, TB_ALIGN_32 },
1107 { X86::VPUNPCKLBWYrr, X86::VPUNPCKLBWYrm, TB_ALIGN_32 },
1108 { X86::VPUNPCKLDQYrr, X86::VPUNPCKLDQYrm, TB_ALIGN_32 },
1109 { X86::VPUNPCKLQDQYrr, X86::VPUNPCKLQDQYrm, TB_ALIGN_32 },
1110 { X86::VPUNPCKLWDYrr, X86::VPUNPCKLWDYrm, TB_ALIGN_32 },
1111 { X86::VPXORYrr, X86::VPXORYrm, TB_ALIGN_32 },
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]1112 // FIXME: add AVX 256-bit foldable instructions
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]1113 };
1114
1115 for (unsigned i = 0, e = array_lengthof(OpTbl2); i != e; ++i) {
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]1116 unsigned RegOp = OpTbl2[i].RegOp;
1117 unsigned MemOp = OpTbl2[i].MemOp;
1118 unsigned Flags = OpTbl2[i].Flags;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]1119 AddTableEntry(RegOp2MemOpTable2, MemOp2RegOpTable,
1120 RegOp, MemOp,
1121 // Index 2, folded load
1122 Flags | TB_INDEX_2 | TB_FOLDED_LOAD);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]1123 }
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1124
1125 static const X86OpTblEntry OpTbl3[] = {
1126 // FMA foldable instructions
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1127 { X86::VFMADDSSr231r, X86::VFMADDSSr231m, 0 },
1128 { X86::VFMADDSDr231r, X86::VFMADDSDr231m, 0 },
1129 { X86::VFMADDSSr132r, X86::VFMADDSSr132m, 0 },
1130 { X86::VFMADDSDr132r, X86::VFMADDSDr132m, 0 },
1131 { X86::VFMADDSSr213r, X86::VFMADDSSr213m, 0 },
1132 { X86::VFMADDSDr213r, X86::VFMADDSDr213m, 0 },
1133 { X86::VFMADDSSr132r_Int, X86::VFMADDSSr132m_Int, 0 },
1134 { X86::VFMADDSDr132r_Int, X86::VFMADDSDr132m_Int, 0 },
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1135
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1136 { X86::VFMADDPSr231r, X86::VFMADDPSr231m, TB_ALIGN_16 },
1137 { X86::VFMADDPDr231r, X86::VFMADDPDr231m, TB_ALIGN_16 },
1138 { X86::VFMADDPSr132r, X86::VFMADDPSr132m, TB_ALIGN_16 },
1139 { X86::VFMADDPDr132r, X86::VFMADDPDr132m, TB_ALIGN_16 },
1140 { X86::VFMADDPSr213r, X86::VFMADDPSr213m, TB_ALIGN_16 },
1141 { X86::VFMADDPDr213r, X86::VFMADDPDr213m, TB_ALIGN_16 },
1142 { X86::VFMADDPSr231rY, X86::VFMADDPSr231mY, TB_ALIGN_32 },
1143 { X86::VFMADDPDr231rY, X86::VFMADDPDr231mY, TB_ALIGN_32 },
1144 { X86::VFMADDPSr132rY, X86::VFMADDPSr132mY, TB_ALIGN_32 },
1145 { X86::VFMADDPDr132rY, X86::VFMADDPDr132mY, TB_ALIGN_32 },
1146 { X86::VFMADDPSr213rY, X86::VFMADDPSr213mY, TB_ALIGN_32 },
1147 { X86::VFMADDPDr213rY, X86::VFMADDPDr213mY, TB_ALIGN_32 },
1148 { X86::VFMADDPSr132r_Int, X86::VFMADDPSr132m_Int, TB_ALIGN_16 },
1149 { X86::VFMADDPDr132r_Int, X86::VFMADDPDr132m_Int, TB_ALIGN_16 },
1150 { X86::VFMADDPSr132rY_Int, X86::VFMADDPSr132mY_Int, TB_ALIGN_32 },
1151 { X86::VFMADDPDr132rY_Int, X86::VFMADDPDr132mY_Int, TB_ALIGN_32 },
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1152
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1153 { X86::VFNMADDSSr231r, X86::VFNMADDSSr231m, 0 },
1154 { X86::VFNMADDSDr231r, X86::VFNMADDSDr231m, 0 },
1155 { X86::VFNMADDSSr132r, X86::VFNMADDSSr132m, 0 },
1156 { X86::VFNMADDSDr132r, X86::VFNMADDSDr132m, 0 },
1157 { X86::VFNMADDSSr213r, X86::VFNMADDSSr213m, 0 },
1158 { X86::VFNMADDSDr213r, X86::VFNMADDSDr213m, 0 },
1159 { X86::VFNMADDSSr132r_Int, X86::VFNMADDSSr132m_Int, 0 },
1160 { X86::VFNMADDSDr132r_Int, X86::VFNMADDSDr132m_Int, 0 },
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1161
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1162 { X86::VFNMADDPSr231r, X86::VFNMADDPSr231m, TB_ALIGN_16 },
1163 { X86::VFNMADDPDr231r, X86::VFNMADDPDr231m, TB_ALIGN_16 },
1164 { X86::VFNMADDPSr132r, X86::VFNMADDPSr132m, TB_ALIGN_16 },
1165 { X86::VFNMADDPDr132r, X86::VFNMADDPDr132m, TB_ALIGN_16 },
1166 { X86::VFNMADDPSr213r, X86::VFNMADDPSr213m, TB_ALIGN_16 },
1167 { X86::VFNMADDPDr213r, X86::VFNMADDPDr213m, TB_ALIGN_16 },
1168 { X86::VFNMADDPSr231rY, X86::VFNMADDPSr231mY, TB_ALIGN_32 },
1169 { X86::VFNMADDPDr231rY, X86::VFNMADDPDr231mY, TB_ALIGN_32 },
1170 { X86::VFNMADDPSr132rY, X86::VFNMADDPSr132mY, TB_ALIGN_32 },
1171 { X86::VFNMADDPDr132rY, X86::VFNMADDPDr132mY, TB_ALIGN_32 },
1172 { X86::VFNMADDPSr213rY, X86::VFNMADDPSr213mY, TB_ALIGN_32 },
1173 { X86::VFNMADDPDr213rY, X86::VFNMADDPDr213mY, TB_ALIGN_32 },
1174 { X86::VFNMADDPSr132r_Int, X86::VFNMADDPSr132m_Int, TB_ALIGN_16 },
1175 { X86::VFNMADDPDr132r_Int, X86::VFNMADDPDr132m_Int, TB_ALIGN_16 },
1176 { X86::VFNMADDPSr132rY_Int, X86::VFNMADDPSr132mY_Int, TB_ALIGN_32 },
1177 { X86::VFNMADDPDr132rY_Int, X86::VFNMADDPDr132mY_Int, TB_ALIGN_32 },
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1178
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1179 { X86::VFMSUBSSr231r, X86::VFMSUBSSr231m, 0 },
1180 { X86::VFMSUBSDr231r, X86::VFMSUBSDr231m, 0 },
1181 { X86::VFMSUBSSr132r, X86::VFMSUBSSr132m, 0 },
1182 { X86::VFMSUBSDr132r, X86::VFMSUBSDr132m, 0 },
1183 { X86::VFMSUBSSr213r, X86::VFMSUBSSr213m, 0 },
1184 { X86::VFMSUBSDr213r, X86::VFMSUBSDr213m, 0 },
1185 { X86::VFMSUBSSr132r_Int, X86::VFMSUBSSr132m_Int, 0 },
1186 { X86::VFMSUBSDr132r_Int, X86::VFMSUBSDr132m_Int, 0 },
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1187
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1188 { X86::VFMSUBPSr231r, X86::VFMSUBPSr231m, TB_ALIGN_16 },
1189 { X86::VFMSUBPDr231r, X86::VFMSUBPDr231m, TB_ALIGN_16 },
1190 { X86::VFMSUBPSr132r, X86::VFMSUBPSr132m, TB_ALIGN_16 },
1191 { X86::VFMSUBPDr132r, X86::VFMSUBPDr132m, TB_ALIGN_16 },
1192 { X86::VFMSUBPSr213r, X86::VFMSUBPSr213m, TB_ALIGN_16 },
1193 { X86::VFMSUBPDr213r, X86::VFMSUBPDr213m, TB_ALIGN_16 },
1194 { X86::VFMSUBPSr231rY, X86::VFMSUBPSr231mY, TB_ALIGN_32 },
1195 { X86::VFMSUBPDr231rY, X86::VFMSUBPDr231mY, TB_ALIGN_32 },
1196 { X86::VFMSUBPSr132rY, X86::VFMSUBPSr132mY, TB_ALIGN_32 },
1197 { X86::VFMSUBPDr132rY, X86::VFMSUBPDr132mY, TB_ALIGN_32 },
1198 { X86::VFMSUBPSr213rY, X86::VFMSUBPSr213mY, TB_ALIGN_32 },
1199 { X86::VFMSUBPDr213rY, X86::VFMSUBPDr213mY, TB_ALIGN_32 },
1200 { X86::VFMSUBPSr132r_Int, X86::VFMSUBPSr132m_Int, TB_ALIGN_16 },
1201 { X86::VFMSUBPDr132r_Int, X86::VFMSUBPDr132m_Int, TB_ALIGN_16 },
1202 { X86::VFMSUBPSr132rY_Int, X86::VFMSUBPSr132mY_Int, TB_ALIGN_32 },
1203 { X86::VFMSUBPDr132rY_Int, X86::VFMSUBPDr132mY_Int, TB_ALIGN_32 },
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1204
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1205 { X86::VFNMSUBSSr231r, X86::VFNMSUBSSr231m, 0 },
1206 { X86::VFNMSUBSDr231r, X86::VFNMSUBSDr231m, 0 },
1207 { X86::VFNMSUBSSr132r, X86::VFNMSUBSSr132m, 0 },
1208 { X86::VFNMSUBSDr132r, X86::VFNMSUBSDr132m, 0 },
1209 { X86::VFNMSUBSSr213r, X86::VFNMSUBSSr213m, 0 },
1210 { X86::VFNMSUBSDr213r, X86::VFNMSUBSDr213m, 0 },
1211 { X86::VFNMSUBSSr132r_Int, X86::VFNMSUBSSr132m_Int, 0 },
1212 { X86::VFNMSUBSDr132r_Int, X86::VFNMSUBSDr132m_Int, 0 },
Craig Topper78fc72d2012-06-01 05:48:39 +0000[diff] [blame]1213
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1214 { X86::VFNMSUBPSr231r, X86::VFNMSUBPSr231m, TB_ALIGN_16 },
1215 { X86::VFNMSUBPDr231r, X86::VFNMSUBPDr231m, TB_ALIGN_16 },
1216 { X86::VFNMSUBPSr132r, X86::VFNMSUBPSr132m, TB_ALIGN_16 },
1217 { X86::VFNMSUBPDr132r, X86::VFNMSUBPDr132m, TB_ALIGN_16 },
1218 { X86::VFNMSUBPSr213r, X86::VFNMSUBPSr213m, TB_ALIGN_16 },
1219 { X86::VFNMSUBPDr213r, X86::VFNMSUBPDr213m, TB_ALIGN_16 },
1220 { X86::VFNMSUBPSr231rY, X86::VFNMSUBPSr231mY, TB_ALIGN_32 },
1221 { X86::VFNMSUBPDr231rY, X86::VFNMSUBPDr231mY, TB_ALIGN_32 },
1222 { X86::VFNMSUBPSr132rY, X86::VFNMSUBPSr132mY, TB_ALIGN_32 },
1223 { X86::VFNMSUBPDr132rY, X86::VFNMSUBPDr132mY, TB_ALIGN_32 },
1224 { X86::VFNMSUBPSr213rY, X86::VFNMSUBPSr213mY, TB_ALIGN_32 },
1225 { X86::VFNMSUBPDr213rY, X86::VFNMSUBPDr213mY, TB_ALIGN_32 },
1226 { X86::VFNMSUBPSr132r_Int, X86::VFNMSUBPSr132m_Int, TB_ALIGN_16 },
1227 { X86::VFNMSUBPDr132r_Int, X86::VFNMSUBPDr132m_Int, TB_ALIGN_16 },
1228 { X86::VFNMSUBPSr132rY_Int, X86::VFNMSUBPSr132mY_Int, TB_ALIGN_32 },
1229 { X86::VFNMSUBPDr132rY_Int, X86::VFNMSUBPDr132mY_Int, TB_ALIGN_32 },
Craig Topperfc5ab242012-06-04 07:08:21 +0000[diff] [blame]1230
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1231 { X86::VFMADDSUBPSr231r, X86::VFMADDSUBPSr231m, TB_ALIGN_16 },
1232 { X86::VFMADDSUBPDr231r, X86::VFMADDSUBPDr231m, TB_ALIGN_16 },
1233 { X86::VFMADDSUBPSr132r, X86::VFMADDSUBPSr132m, TB_ALIGN_16 },
1234 { X86::VFMADDSUBPDr132r, X86::VFMADDSUBPDr132m, TB_ALIGN_16 },
1235 { X86::VFMADDSUBPSr213r, X86::VFMADDSUBPSr213m, TB_ALIGN_16 },
1236 { X86::VFMADDSUBPDr213r, X86::VFMADDSUBPDr213m, TB_ALIGN_16 },
1237 { X86::VFMADDSUBPSr231rY, X86::VFMADDSUBPSr231mY, TB_ALIGN_32 },
1238 { X86::VFMADDSUBPDr231rY, X86::VFMADDSUBPDr231mY, TB_ALIGN_32 },
1239 { X86::VFMADDSUBPSr132rY, X86::VFMADDSUBPSr132mY, TB_ALIGN_32 },
1240 { X86::VFMADDSUBPDr132rY, X86::VFMADDSUBPDr132mY, TB_ALIGN_32 },
1241 { X86::VFMADDSUBPSr213rY, X86::VFMADDSUBPSr213mY, TB_ALIGN_32 },
1242 { X86::VFMADDSUBPDr213rY, X86::VFMADDSUBPDr213mY, TB_ALIGN_32 },
1243 { X86::VFMADDSUBPSr132r_Int, X86::VFMADDSUBPSr132m_Int, TB_ALIGN_16 },
1244 { X86::VFMADDSUBPDr132r_Int, X86::VFMADDSUBPDr132m_Int, TB_ALIGN_16 },
1245 { X86::VFMADDSUBPSr132rY_Int, X86::VFMADDSUBPSr132mY_Int, TB_ALIGN_32 },
1246 { X86::VFMADDSUBPDr132rY_Int, X86::VFMADDSUBPDr132mY_Int, TB_ALIGN_32 },
Craig Topperfc5ab242012-06-04 07:08:21 +0000[diff] [blame]1247
Craig Toppercaea5e22012-06-04 07:46:16 +0000[diff] [blame]1248 { X86::VFMSUBADDPSr231r, X86::VFMSUBADDPSr231m, TB_ALIGN_16 },
1249 { X86::VFMSUBADDPDr231r, X86::VFMSUBADDPDr231m, TB_ALIGN_16 },
1250 { X86::VFMSUBADDPSr132r, X86::VFMSUBADDPSr132m, TB_ALIGN_16 },
1251 { X86::VFMSUBADDPDr132r, X86::VFMSUBADDPDr132m, TB_ALIGN_16 },
1252 { X86::VFMSUBADDPSr213r, X86::VFMSUBADDPSr213m, TB_ALIGN_16 },
1253 { X86::VFMSUBADDPDr213r, X86::VFMSUBADDPDr213m, TB_ALIGN_16 },
1254 { X86::VFMSUBADDPSr231rY, X86::VFMSUBADDPSr231mY, TB_ALIGN_32 },
1255 { X86::VFMSUBADDPDr231rY, X86::VFMSUBADDPDr231mY, TB_ALIGN_32 },
1256 { X86::VFMSUBADDPSr132rY, X86::VFMSUBADDPSr132mY, TB_ALIGN_32 },
1257 { X86::VFMSUBADDPDr132rY, X86::VFMSUBADDPDr132mY, TB_ALIGN_32 },
1258 { X86::VFMSUBADDPSr213rY, X86::VFMSUBADDPSr213mY, TB_ALIGN_32 },
1259 { X86::VFMSUBADDPDr213rY, X86::VFMSUBADDPDr213mY, TB_ALIGN_32 },
1260 { X86::VFMSUBADDPSr132r_Int, X86::VFMSUBADDPSr132m_Int, TB_ALIGN_16 },
1261 { X86::VFMSUBADDPDr132r_Int, X86::VFMSUBADDPDr132m_Int, TB_ALIGN_16 },
1262 { X86::VFMSUBADDPSr132rY_Int, X86::VFMSUBADDPSr132mY_Int, TB_ALIGN_32 },
1263 { X86::VFMSUBADDPDr132rY_Int, X86::VFMSUBADDPDr132mY_Int, TB_ALIGN_32 },
Elena Demikhovsky177cf1e2012-05-31 09:20:20 +0000[diff] [blame]1264 };
1265
1266 for (unsigned i = 0, e = array_lengthof(OpTbl3); i != e; ++i) {
1267 unsigned RegOp = OpTbl3[i].RegOp;
1268 unsigned MemOp = OpTbl3[i].MemOp;
1269 unsigned Flags = OpTbl3[i].Flags;
1270 AddTableEntry(RegOp2MemOpTable3, MemOp2RegOpTable,
1271 RegOp, MemOp,
1272 // Index 3, folded load
1273 Flags | TB_INDEX_3 | TB_FOLDED_LOAD);
1274 }
1275
Chris Lattner72614082002-10-25 22:55:53 +0000[diff] [blame]1276}
1277
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]1278void
1279X86InstrInfo::AddTableEntry(RegOp2MemOpTableType &R2MTable,
1280 MemOp2RegOpTableType &M2RTable,
1281 unsigned RegOp, unsigned MemOp, unsigned Flags) {
1282 if ((Flags & TB_NO_FORWARD) == 0) {
1283 assert(!R2MTable.count(RegOp) && "Duplicate entry!");
1284 R2MTable[RegOp] = std::make_pair(MemOp, Flags);
1285 }
1286 if ((Flags & TB_NO_REVERSE) == 0) {
1287 assert(!M2RTable.count(MemOp) &&
1288 "Duplicated entries in unfolding maps?");
1289 M2RTable[MemOp] = std::make_pair(RegOp, Flags);
1290 }
1291}
1292
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1293bool
Evan Cheng7da9ecf2010-01-13 00:30:23 +0000[diff] [blame]1294X86InstrInfo::isCoalescableExtInstr(const MachineInstr &MI,
1295 unsigned &SrcReg, unsigned &DstReg,
1296 unsigned &SubIdx) const {
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1297 switch (MI.getOpcode()) {
1298 default: break;
1299 case X86::MOVSX16rr8:
1300 case X86::MOVZX16rr8:
1301 case X86::MOVSX32rr8:
1302 case X86::MOVZX32rr8:
1303 case X86::MOVSX64rr8:
1304 case X86::MOVZX64rr8:
Evan Cheng57d1d932010-01-13 08:01:32 +0000[diff] [blame]1305 if (!TM.getSubtarget<X86Subtarget>().is64Bit())
1306 // It's not always legal to reference the low 8-bit of the larger
1307 // register in 32-bit mode.
1308 return false;
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1309 case X86::MOVSX32rr16:
1310 case X86::MOVZX32rr16:
1311 case X86::MOVSX64rr16:
1312 case X86::MOVZX64rr16:
1313 case X86::MOVSX64rr32:
1314 case X86::MOVZX64rr32: {
1315 if (MI.getOperand(0).getSubReg() || MI.getOperand(1).getSubReg())
1316 // Be conservative.
1317 return false;
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1318 SrcReg = MI.getOperand(1).getReg();
1319 DstReg = MI.getOperand(0).getReg();
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1320 switch (MI.getOpcode()) {
1321 default:
1322 llvm_unreachable(0);
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1323 case X86::MOVSX16rr8:
1324 case X86::MOVZX16rr8:
1325 case X86::MOVSX32rr8:
1326 case X86::MOVZX32rr8:
1327 case X86::MOVSX64rr8:
1328 case X86::MOVZX64rr8:
Jakob Stoklund Olesen22c0e972010-05-25 17:04:16 +0000[diff] [blame]1329 SubIdx = X86::sub_8bit;
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1330 break;
1331 case X86::MOVSX32rr16:
1332 case X86::MOVZX32rr16:
1333 case X86::MOVSX64rr16:
1334 case X86::MOVZX64rr16:
Jakob Stoklund Olesen22c0e972010-05-25 17:04:16 +0000[diff] [blame]1335 SubIdx = X86::sub_16bit;
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1336 break;
1337 case X86::MOVSX64rr32:
1338 case X86::MOVZX64rr32:
Jakob Stoklund Olesen22c0e972010-05-25 17:04:16 +0000[diff] [blame]1339 SubIdx = X86::sub_32bit;
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1340 break;
1341 }
Evan Cheng7da9ecf2010-01-13 00:30:23 +0000[diff] [blame]1342 return true;
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1343 }
1344 }
Evan Cheng7da9ecf2010-01-13 00:30:23 +0000[diff] [blame]1345 return false;
Evan Chenga5a81d72010-01-12 00:09:37 +0000[diff] [blame]1346}
1347
David Greeneb87bc952009-11-12 20:55:29 +0000[diff] [blame]1348/// isFrameOperand - Return true and the FrameIndex if the specified
1349/// operand and follow operands form a reference to the stack frame.
1350bool X86InstrInfo::isFrameOperand(const MachineInstr *MI, unsigned int Op,
1351 int &FrameIndex) const {
1352 if (MI->getOperand(Op).isFI() && MI->getOperand(Op+1).isImm() &&
1353 MI->getOperand(Op+2).isReg() && MI->getOperand(Op+3).isImm() &&
1354 MI->getOperand(Op+1).getImm() == 1 &&
1355 MI->getOperand(Op+2).getReg() == 0 &&
1356 MI->getOperand(Op+3).getImm() == 0) {
1357 FrameIndex = MI->getOperand(Op).getIndex();
1358 return true;
1359 }
1360 return false;
1361}
1362
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1363static bool isFrameLoadOpcode(int Opcode) {
1364 switch (Opcode) {
David Blaikie4d6ccb52012-01-20 21:51:11 +0000[diff] [blame]1365 default:
1366 return false;
Chris Lattner40839602006-02-02 20:12:32 +0000[diff] [blame]1367 case X86::MOV8rm:
1368 case X86::MOV16rm:
1369 case X86::MOV32rm:
Evan Cheng25ab6902006-09-08 06:48:29 +0000[diff] [blame]1370 case X86::MOV64rm:
Dale Johannesene377d4d2007-07-04 21:07:47 +0000[diff] [blame]1371 case X86::LD_Fp64m:
Chris Lattner40839602006-02-02 20:12:32 +0000[diff] [blame]1372 case X86::MOVSSrm:
1373 case X86::MOVSDrm:
Chris Lattner993c8972006-04-18 16:44:51 +0000[diff] [blame]1374 case X86::MOVAPSrm:
1375 case X86::MOVAPDrm:
Dan Gohman54462742009-01-09 02:40:34 +0000[diff] [blame]1376 case X86::MOVDQArm:
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]1377 case X86::VMOVSSrm:
1378 case X86::VMOVSDrm:
1379 case X86::VMOVAPSrm:
1380 case X86::VMOVAPDrm:
1381 case X86::VMOVDQArm:
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]1382 case X86::VMOVAPSYrm:
1383 case X86::VMOVAPDYrm:
1384 case X86::VMOVDQAYrm:
Bill Wendling823efee2007-04-03 06:00:37 +0000[diff] [blame]1385 case X86::MMX_MOVD64rm:
1386 case X86::MMX_MOVQ64rm:
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1387 return true;
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1388 }
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1389}
1390
1391static bool isFrameStoreOpcode(int Opcode) {
1392 switch (Opcode) {
1393 default: break;
1394 case X86::MOV8mr:
1395 case X86::MOV16mr:
1396 case X86::MOV32mr:
1397 case X86::MOV64mr:
1398 case X86::ST_FpP64m:
1399 case X86::MOVSSmr:
1400 case X86::MOVSDmr:
1401 case X86::MOVAPSmr:
1402 case X86::MOVAPDmr:
1403 case X86::MOVDQAmr:
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]1404 case X86::VMOVSSmr:
1405 case X86::VMOVSDmr:
1406 case X86::VMOVAPSmr:
1407 case X86::VMOVAPDmr:
1408 case X86::VMOVDQAmr:
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]1409 case X86::VMOVAPSYmr:
1410 case X86::VMOVAPDYmr:
1411 case X86::VMOVDQAYmr:
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1412 case X86::MMX_MOVD64mr:
1413 case X86::MMX_MOVQ64mr:
1414 case X86::MMX_MOVNTQmr:
1415 return true;
1416 }
1417 return false;
1418}
1419
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1420unsigned X86InstrInfo::isLoadFromStackSlot(const MachineInstr *MI,
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1421 int &FrameIndex) const {
1422 if (isFrameLoadOpcode(MI->getOpcode()))
Jakob Stoklund Olesen81c7b192010-07-27 04:17:01 +0000[diff] [blame]1423 if (MI->getOperand(0).getSubReg() == 0 && isFrameOperand(MI, 1, FrameIndex))
Chris Lattner40839602006-02-02 20:12:32 +0000[diff] [blame]1424 return MI->getOperand(0).getReg();
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1425 return 0;
1426}
1427
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1428unsigned X86InstrInfo::isLoadFromStackSlotPostFE(const MachineInstr *MI,
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1429 int &FrameIndex) const {
1430 if (isFrameLoadOpcode(MI->getOpcode())) {
1431 unsigned Reg;
1432 if ((Reg = isLoadFromStackSlot(MI, FrameIndex)))
1433 return Reg;
David Greeneb87bc952009-11-12 20:55:29 +0000[diff] [blame]1434 // Check for post-frame index elimination operations
David Greene29dbf502009-12-04 22:38:46 +0000[diff] [blame]1435 const MachineMemOperand *Dummy;
1436 return hasLoadFromStackSlot(MI, Dummy, FrameIndex);
Chris Lattner40839602006-02-02 20:12:32 +0000[diff] [blame]1437 }
1438 return 0;
1439}
1440
Dan Gohmancbad42c2008-11-18 19:49:32 +0000[diff] [blame]1441unsigned X86InstrInfo::isStoreToStackSlot(const MachineInstr *MI,
Chris Lattner40839602006-02-02 20:12:32 +0000[diff] [blame]1442 int &FrameIndex) const {
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1443 if (isFrameStoreOpcode(MI->getOpcode()))
Jakob Stoklund Olesen81c7b192010-07-27 04:17:01 +0000[diff] [blame]1444 if (MI->getOperand(X86::AddrNumOperands).getSubReg() == 0 &&
1445 isFrameOperand(MI, 0, FrameIndex))
Chris Lattnerac0ed5d2010-07-08 22:41:28 +0000[diff] [blame]1446 return MI->getOperand(X86::AddrNumOperands).getReg();
David Greenedda39782009-11-13 00:29:53 +0000[diff] [blame]1447 return 0;
1448}
1449
1450unsigned X86InstrInfo::isStoreToStackSlotPostFE(const MachineInstr *MI,
1451 int &FrameIndex) const {
1452 if (isFrameStoreOpcode(MI->getOpcode())) {
1453 unsigned Reg;
1454 if ((Reg = isStoreToStackSlot(MI, FrameIndex)))
1455 return Reg;
David Greeneb87bc952009-11-12 20:55:29 +0000[diff] [blame]1456 // Check for post-frame index elimination operations
David Greene29dbf502009-12-04 22:38:46 +0000[diff] [blame]1457 const MachineMemOperand *Dummy;
1458 return hasStoreToStackSlot(MI, Dummy, FrameIndex);
Chris Lattner40839602006-02-02 20:12:32 +0000[diff] [blame]1459 }
1460 return 0;
1461}
1462
Evan Chenge3d8dbf2008-03-27 01:45:11 +0000[diff] [blame]1463/// regIsPICBase - Return true if register is PIC base (i.e.g defined by
1464/// X86::MOVPC32r.
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]1465static bool regIsPICBase(unsigned BaseReg, const MachineRegisterInfo &MRI) {
Evan Chenge3d8dbf2008-03-27 01:45:11 +0000[diff] [blame]1466 bool isPICBase = false;
1467 for (MachineRegisterInfo::def_iterator I = MRI.def_begin(BaseReg),
1468 E = MRI.def_end(); I != E; ++I) {
1469 MachineInstr *DefMI = I.getOperand().getParent();
1470 if (DefMI->getOpcode() != X86::MOVPC32r)
1471 return false;
1472 assert(!isPICBase && "More than one PIC base?");
1473 isPICBase = true;
1474 }
1475 return isPICBase;
1476}
Evan Cheng9d15abe2008-03-31 07:54:19 +0000[diff] [blame]1477
Bill Wendling9f8fea32008-05-12 20:54:26 +0000[diff] [blame]1478bool
Dan Gohman3731bc02009-10-10 00:34:18 +0000[diff] [blame]1479X86InstrInfo::isReallyTriviallyReMaterializable(const MachineInstr *MI,
1480 AliasAnalysis *AA) const {
Dan Gohmanc101e952007-06-14 20:50:44 +0000[diff] [blame]1481 switch (MI->getOpcode()) {
1482 default: break;
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1483 case X86::MOV8rm:
1484 case X86::MOV16rm:
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1485 case X86::MOV32rm:
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1486 case X86::MOV64rm:
1487 case X86::LD_Fp64m:
1488 case X86::MOVSSrm:
1489 case X86::MOVSDrm:
1490 case X86::MOVAPSrm:
Evan Cheng600c0432009-11-16 21:56:03 +0000[diff] [blame]1491 case X86::MOVUPSrm:
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1492 case X86::MOVAPDrm:
Dan Gohman54462742009-01-09 02:40:34 +0000[diff] [blame]1493 case X86::MOVDQArm:
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]1494 case X86::VMOVSSrm:
1495 case X86::VMOVSDrm:
1496 case X86::VMOVAPSrm:
1497 case X86::VMOVUPSrm:
1498 case X86::VMOVAPDrm:
1499 case X86::VMOVDQArm:
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]1500 case X86::VMOVAPSYrm:
1501 case X86::VMOVUPSYrm:
1502 case X86::VMOVAPDYrm:
1503 case X86::VMOVDQAYrm:
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1504 case X86::MMX_MOVD64rm:
Evan Chengd15ac2f2009-11-17 09:51:18 +0000[diff] [blame]1505 case X86::MMX_MOVQ64rm:
Bruno Cardoso Lopes0e59a042011-09-03 00:46:45 +0000[diff] [blame]1506 case X86::FsVMOVAPSrm:
1507 case X86::FsVMOVAPDrm:
Evan Chengd15ac2f2009-11-17 09:51:18 +0000[diff] [blame]1508 case X86::FsMOVAPSrm:
1509 case X86::FsMOVAPDrm: {
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1510 // Loads from constant pools are trivially rematerializable.
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]1511 if (MI->getOperand(1).isReg() &&
1512 MI->getOperand(2).isImm() &&
1513 MI->getOperand(3).isReg() && MI->getOperand(3).getReg() == 0 &&
Dan Gohman3731bc02009-10-10 00:34:18 +0000[diff] [blame]1514 MI->isInvariantLoad(AA)) {
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1515 unsigned BaseReg = MI->getOperand(1).getReg();
Chris Lattner18c59872009-06-27 04:16:01 +0000[diff] [blame]1516 if (BaseReg == 0 || BaseReg == X86::RIP)
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1517 return true;
1518 // Allow re-materialization of PIC load.
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]1519 if (!ReMatPICStubLoad && MI->getOperand(4).isGlobal())
Evan Chengffe2eb02008-04-01 23:26:12 +0000[diff] [blame]1520 return false;
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]1521 const MachineFunction &MF = *MI->getParent()->getParent();
1522 const MachineRegisterInfo &MRI = MF.getRegInfo();
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1523 bool isPICBase = false;
1524 for (MachineRegisterInfo::def_iterator I = MRI.def_begin(BaseReg),
1525 E = MRI.def_end(); I != E; ++I) {
1526 MachineInstr *DefMI = I.getOperand().getParent();
1527 if (DefMI->getOpcode() != X86::MOVPC32r)
1528 return false;
1529 assert(!isPICBase && "More than one PIC base?");
1530 isPICBase = true;
1531 }
1532 return isPICBase;
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1533 }
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1534 return false;
Evan Chengd8850a52008-02-22 09:25:47 +0000[diff] [blame]1535 }
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1536
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1537 case X86::LEA32r:
1538 case X86::LEA64r: {
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]1539 if (MI->getOperand(2).isImm() &&
1540 MI->getOperand(3).isReg() && MI->getOperand(3).getReg() == 0 &&
1541 !MI->getOperand(4).isReg()) {
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1542 // lea fi#, lea GV, etc. are all rematerializable.
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]1543 if (!MI->getOperand(1).isReg())
Dan Gohman83ccd142008-09-26 21:30:20 +0000[diff] [blame]1544 return true;
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1545 unsigned BaseReg = MI->getOperand(1).getReg();
1546 if (BaseReg == 0)
1547 return true;
1548 // Allow re-materialization of lea PICBase + x.
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]1549 const MachineFunction &MF = *MI->getParent()->getParent();
1550 const MachineRegisterInfo &MRI = MF.getRegInfo();
Evan Chenge3d8dbf2008-03-27 01:45:11 +0000[diff] [blame]1551 return regIsPICBase(BaseReg, MRI);
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1552 }
1553 return false;
1554 }
Dan Gohmanc101e952007-06-14 20:50:44 +0000[diff] [blame]1555 }
Evan Chenge771ebd2008-03-27 01:41:09 +0000[diff] [blame]1556
Dan Gohmand45eddd2007-06-26 00:48:07 +0000[diff] [blame]1557 // All other instructions marked M_REMATERIALIZABLE are always trivially
1558 // rematerializable.
1559 return true;
Dan Gohmanc101e952007-06-14 20:50:44 +0000[diff] [blame]1560}
1561
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1562/// isSafeToClobberEFLAGS - Return true if it's safe insert an instruction that
1563/// would clobber the EFLAGS condition register. Note the result may be
1564/// conservative. If it cannot definitely determine the safety after visiting
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1565/// a few instructions in each direction it assumes it's not safe.
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1566static bool isSafeToClobberEFLAGS(MachineBasicBlock &MBB,
1567 MachineBasicBlock::iterator I) {
Evan Cheng8d1f0dd2010-03-23 20:35:45 +0000[diff] [blame]1568 MachineBasicBlock::iterator E = MBB.end();
1569
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1570 // For compile time consideration, if we are not able to determine the
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1571 // safety after visiting 4 instructions in each direction, we will assume
1572 // it's not safe.
1573 MachineBasicBlock::iterator Iter = I;
Jakob Stoklund Olesenb8e052e2011-09-02 23:52:52 +0000[diff] [blame]1574 for (unsigned i = 0; Iter != E && i < 4; ++i) {
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1575 bool SeenDef = false;
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1576 for (unsigned j = 0, e = Iter->getNumOperands(); j != e; ++j) {
1577 MachineOperand &MO = Iter->getOperand(j);
Jakob Stoklund Olesen450b3852012-02-09 00:17:22 +0000[diff] [blame]1578 if (MO.isRegMask() && MO.clobbersPhysReg(X86::EFLAGS))
1579 SeenDef = true;
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]1580 if (!MO.isReg())
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1581 continue;
1582 if (MO.getReg() == X86::EFLAGS) {
1583 if (MO.isUse())
1584 return false;
1585 SeenDef = true;
1586 }
1587 }
1588
1589 if (SeenDef)
1590 // This instruction defines EFLAGS, no need to look any further.
1591 return true;
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1592 ++Iter;
Evan Cheng8d1f0dd2010-03-23 20:35:45 +0000[diff] [blame]1593 // Skip over DBG_VALUE.
1594 while (Iter != E && Iter->isDebugValue())
1595 ++Iter;
Jakob Stoklund Olesenb8e052e2011-09-02 23:52:52 +0000[diff] [blame]1596 }
Dan Gohman3afda6e2008-10-21 03:24:31 +0000[diff] [blame]1597
Jakob Stoklund Olesenb8e052e2011-09-02 23:52:52 +0000[diff] [blame]1598 // It is safe to clobber EFLAGS at the end of a block of no successor has it
1599 // live in.
1600 if (Iter == E) {
1601 for (MachineBasicBlock::succ_iterator SI = MBB.succ_begin(),
1602 SE = MBB.succ_end(); SI != SE; ++SI)
1603 if ((*SI)->isLiveIn(X86::EFLAGS))
1604 return false;
1605 return true;
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1606 }
1607
Evan Cheng8d1f0dd2010-03-23 20:35:45 +0000[diff] [blame]1608 MachineBasicBlock::iterator B = MBB.begin();
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1609 Iter = I;
1610 for (unsigned i = 0; i < 4; ++i) {
1611 // If we make it to the beginning of the block, it's safe to clobber
1612 // EFLAGS iff EFLAGS is not live-in.
Evan Cheng8d1f0dd2010-03-23 20:35:45 +0000[diff] [blame]1613 if (Iter == B)
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1614 return !MBB.isLiveIn(X86::EFLAGS);
1615
1616 --Iter;
Evan Cheng8d1f0dd2010-03-23 20:35:45 +0000[diff] [blame]1617 // Skip over DBG_VALUE.
1618 while (Iter != B && Iter->isDebugValue())
1619 --Iter;
1620
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1621 bool SawKill = false;
1622 for (unsigned j = 0, e = Iter->getNumOperands(); j != e; ++j) {
1623 MachineOperand &MO = Iter->getOperand(j);
Jakob Stoklund Olesen450b3852012-02-09 00:17:22 +0000[diff] [blame]1624 // A register mask may clobber EFLAGS, but we should still look for a
1625 // live EFLAGS def.
1626 if (MO.isRegMask() && MO.clobbersPhysReg(X86::EFLAGS))
1627 SawKill = true;
Dan Gohman1b1764b2009-10-14 00:08:59 +0000[diff] [blame]1628 if (MO.isReg() && MO.getReg() == X86::EFLAGS) {
1629 if (MO.isDef()) return MO.isDead();
1630 if (MO.isKill()) SawKill = true;
1631 }
1632 }
1633
1634 if (SawKill)
1635 // This instruction kills EFLAGS and doesn't redefine it, so
1636 // there's no need to look further.
Dan Gohman3afda6e2008-10-21 03:24:31 +0000[diff] [blame]1637 return true;
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1638 }
1639
1640 // Conservative answer.
1641 return false;
1642}
1643
Evan Chengca1267c2008-03-31 20:40:39 +0000[diff] [blame]1644void X86InstrInfo::reMaterialize(MachineBasicBlock &MBB,
1645 MachineBasicBlock::iterator I,
Evan Cheng37844532009-07-16 09:20:10 +0000[diff] [blame]1646 unsigned DestReg, unsigned SubIdx,
Evan Chengd57cdd52009-11-14 02:55:43 +0000[diff] [blame]1647 const MachineInstr *Orig,
Jakob Stoklund Olesen9edf7de2010-06-02 22:47:25 +0000[diff] [blame]1648 const TargetRegisterInfo &TRI) const {
Dan Gohman0d881042010-05-07 01:28:10 +0000[diff] [blame]1649 DebugLoc DL = Orig->getDebugLoc();
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]1650
Evan Chengca1267c2008-03-31 20:40:39 +0000[diff] [blame]1651 // MOV32r0 etc. are implemented with xor which clobbers condition code.
1652 // Re-materialize them as movri instructions to avoid side effects.
Evan Cheng37844532009-07-16 09:20:10 +0000[diff] [blame]1653 bool Clone = true;
1654 unsigned Opc = Orig->getOpcode();
1655 switch (Opc) {
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1656 default: break;
Evan Chengca1267c2008-03-31 20:40:39 +0000[diff] [blame]1657 case X86::MOV8r0:
Dan Gohmanf1b4d262010-01-12 04:42:54 +0000[diff] [blame]1658 case X86::MOV16r0:
1659 case X86::MOV32r0:
1660 case X86::MOV64r0: {
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1661 if (!isSafeToClobberEFLAGS(MBB, I)) {
Evan Cheng37844532009-07-16 09:20:10 +0000[diff] [blame]1662 switch (Opc) {
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1663 default: break;
1664 case X86::MOV8r0: Opc = X86::MOV8ri; break;
Dan Gohmanf1b4d262010-01-12 04:42:54 +0000[diff] [blame]1665 case X86::MOV16r0: Opc = X86::MOV16ri; break;
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1666 case X86::MOV32r0: Opc = X86::MOV32ri; break;
Dan Gohman6fe0df22010-02-26 16:49:27 +0000[diff] [blame]1667 case X86::MOV64r0: Opc = X86::MOV64ri64i32; break;
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1668 }
Evan Cheng37844532009-07-16 09:20:10 +0000[diff] [blame]1669 Clone = false;
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1670 }
Evan Chengca1267c2008-03-31 20:40:39 +0000[diff] [blame]1671 break;
Evan Cheng9ef4ca22008-06-24 07:10:51 +0000[diff] [blame]1672 }
1673 }
1674
Evan Cheng37844532009-07-16 09:20:10 +0000[diff] [blame]1675 if (Clone) {
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]1676 MachineInstr *MI = MBB.getParent()->CloneMachineInstr(Orig);
Evan Chengca1267c2008-03-31 20:40:39 +0000[diff] [blame]1677 MBB.insert(I, MI);
Evan Cheng37844532009-07-16 09:20:10 +0000[diff] [blame]1678 } else {
Jakob Stoklund Olesen9edf7de2010-06-02 22:47:25 +0000[diff] [blame]1679 BuildMI(MBB, I, DL, get(Opc)).addOperand(Orig->getOperand(0)).addImm(0);
Evan Chengca1267c2008-03-31 20:40:39 +0000[diff] [blame]1680 }
Evan Cheng03eb3882008-04-16 23:44:44 +0000[diff] [blame]1681
Evan Cheng37844532009-07-16 09:20:10 +0000[diff] [blame]1682 MachineInstr *NewMI = prior(I);
Jakob Stoklund Olesen9edf7de2010-06-02 22:47:25 +0000[diff] [blame]1683 NewMI->substituteRegister(Orig->getOperand(0).getReg(), DestReg, SubIdx, TRI);
Evan Chengca1267c2008-03-31 20:40:39 +0000[diff] [blame]1684}
1685
Evan Cheng3f411c72007-10-05 08:04:01 +0000[diff] [blame]1686/// hasLiveCondCodeDef - True if MI has a condition code def, e.g. EFLAGS, that
1687/// is not marked dead.
1688static bool hasLiveCondCodeDef(MachineInstr *MI) {
Evan Cheng3f411c72007-10-05 08:04:01 +0000[diff] [blame]1689 for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
1690 MachineOperand &MO = MI->getOperand(i);
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]1691 if (MO.isReg() && MO.isDef() &&
Evan Cheng3f411c72007-10-05 08:04:01 +0000[diff] [blame]1692 MO.getReg() == X86::EFLAGS && !MO.isDead()) {
1693 return true;
1694 }
1695 }
1696 return false;
1697}
1698
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1699/// convertToThreeAddressWithLEA - Helper for convertToThreeAddress when
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1700/// 16-bit LEA is disabled, use 32-bit LEA to form 3-address code by promoting
1701/// to a 32-bit superregister and then truncating back down to a 16-bit
1702/// subregister.
1703MachineInstr *
1704X86InstrInfo::convertToThreeAddressWithLEA(unsigned MIOpc,
1705 MachineFunction::iterator &MFI,
1706 MachineBasicBlock::iterator &MBBI,
1707 LiveVariables *LV) const {
1708 MachineInstr *MI = MBBI;
1709 unsigned Dest = MI->getOperand(0).getReg();
1710 unsigned Src = MI->getOperand(1).getReg();
1711 bool isDead = MI->getOperand(0).isDead();
1712 bool isKill = MI->getOperand(1).isKill();
1713
1714 unsigned Opc = TM.getSubtarget<X86Subtarget>().is64Bit()
1715 ? X86::LEA64_32r : X86::LEA32r;
1716 MachineRegisterInfo &RegInfo = MFI->getParent()->getRegInfo();
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1717 unsigned leaInReg = RegInfo.createVirtualRegister(&X86::GR32_NOSPRegClass);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1718 unsigned leaOutReg = RegInfo.createVirtualRegister(&X86::GR32RegClass);
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1719
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1720 // Build and insert into an implicit UNDEF value. This is OK because
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1721 // well be shifting and then extracting the lower 16-bits.
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1722 // This has the potential to cause partial register stall. e.g.
Evan Cheng04ab19c2009-12-12 18:55:26 +0000[diff] [blame]1723 // movw (%rbp,%rcx,2), %dx
1724 // leal -65(%rdx), %esi
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1725 // But testing has shown this *does* help performance in 64-bit mode (at
1726 // least on modern x86 machines).
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1727 BuildMI(*MFI, MBBI, MI->getDebugLoc(), get(X86::IMPLICIT_DEF), leaInReg);
1728 MachineInstr *InsMI =
Jakob Stoklund Olesen5c00e072010-07-08 16:40:15 +0000[diff] [blame]1729 BuildMI(*MFI, MBBI, MI->getDebugLoc(), get(TargetOpcode::COPY))
1730 .addReg(leaInReg, RegState::Define, X86::sub_16bit)
1731 .addReg(Src, getKillRegState(isKill));
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1732
1733 MachineInstrBuilder MIB = BuildMI(*MFI, MBBI, MI->getDebugLoc(),
1734 get(Opc), leaOutReg);
1735 switch (MIOpc) {
1736 default:
1737 llvm_unreachable(0);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1738 case X86::SHL16ri: {
1739 unsigned ShAmt = MI->getOperand(2).getImm();
1740 MIB.addReg(0).addImm(1 << ShAmt)
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1741 .addReg(leaInReg, RegState::Kill).addImm(0).addReg(0);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1742 break;
1743 }
1744 case X86::INC16r:
1745 case X86::INC64_16r:
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1746 addRegOffset(MIB, leaInReg, true, 1);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1747 break;
1748 case X86::DEC16r:
1749 case X86::DEC64_16r:
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1750 addRegOffset(MIB, leaInReg, true, -1);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1751 break;
1752 case X86::ADD16ri:
1753 case X86::ADD16ri8:
Chris Lattner15df55d2010-10-08 03:57:25 +0000[diff] [blame]1754 case X86::ADD16ri_DB:
1755 case X86::ADD16ri8_DB:
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1756 addRegOffset(MIB, leaInReg, true, MI->getOperand(2).getImm());
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1757 break;
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]1758 case X86::ADD16rr:
1759 case X86::ADD16rr_DB: {
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1760 unsigned Src2 = MI->getOperand(2).getReg();
1761 bool isKill2 = MI->getOperand(2).isKill();
1762 unsigned leaInReg2 = 0;
1763 MachineInstr *InsMI2 = 0;
1764 if (Src == Src2) {
1765 // ADD16rr %reg1028<kill>, %reg1028
1766 // just a single insert_subreg.
1767 addRegReg(MIB, leaInReg, true, leaInReg, false);
1768 } else {
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1769 leaInReg2 = RegInfo.createVirtualRegister(&X86::GR32_NOSPRegClass);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1770 // Build and insert into an implicit UNDEF value. This is OK because
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1771 // well be shifting and then extracting the lower 16-bits.
Evan Chengddfd1372011-12-14 02:11:42 +0000[diff] [blame]1772 BuildMI(*MFI, &*MIB, MI->getDebugLoc(), get(X86::IMPLICIT_DEF),leaInReg2);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1773 InsMI2 =
Evan Chengddfd1372011-12-14 02:11:42 +0000[diff] [blame]1774 BuildMI(*MFI, &*MIB, MI->getDebugLoc(), get(TargetOpcode::COPY))
Jakob Stoklund Olesen5c00e072010-07-08 16:40:15 +0000[diff] [blame]1775 .addReg(leaInReg2, RegState::Define, X86::sub_16bit)
1776 .addReg(Src2, getKillRegState(isKill2));
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1777 addRegReg(MIB, leaInReg, true, leaInReg2, true);
1778 }
1779 if (LV && isKill2 && InsMI2)
1780 LV->replaceKillInstruction(Src2, MI, InsMI2);
1781 break;
1782 }
1783 }
1784
1785 MachineInstr *NewMI = MIB;
1786 MachineInstr *ExtMI =
Jakob Stoklund Olesen0bc25f42010-07-08 16:40:22 +0000[diff] [blame]1787 BuildMI(*MFI, MBBI, MI->getDebugLoc(), get(TargetOpcode::COPY))
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1788 .addReg(Dest, RegState::Define | getDeadRegState(isDead))
Jakob Stoklund Olesen0bc25f42010-07-08 16:40:22 +0000[diff] [blame]1789 .addReg(leaOutReg, RegState::Kill, X86::sub_16bit);
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1790
1791 if (LV) {
1792 // Update live variables
1793 LV->getVarInfo(leaInReg).Kills.push_back(NewMI);
1794 LV->getVarInfo(leaOutReg).Kills.push_back(ExtMI);
1795 if (isKill)
1796 LV->replaceKillInstruction(Src, MI, InsMI);
1797 if (isDead)
1798 LV->replaceKillInstruction(Dest, MI, ExtMI);
1799 }
1800
1801 return ExtMI;
1802}
1803
Chris Lattnerbcea4d62005-01-02 02:37:07 +0000[diff] [blame]1804/// convertToThreeAddress - This method must be implemented by targets that
1805/// set the M_CONVERTIBLE_TO_3_ADDR flag. When this flag is set, the target
1806/// may be able to convert a two-address instruction into a true
1807/// three-address instruction on demand. This allows the X86 target (for
1808/// example) to convert ADD and SHL instructions into LEA instructions if they
1809/// would require register copies due to two-addressness.
1810///
1811/// This method returns a null pointer if the transformation cannot be
1812/// performed, otherwise it returns the new instruction.
1813///
Evan Cheng258ff672006-12-01 21:52:41 +0000[diff] [blame]1814MachineInstr *
1815X86InstrInfo::convertToThreeAddress(MachineFunction::iterator &MFI,
1816 MachineBasicBlock::iterator &MBBI,
Owen Andersonf660c172008-07-02 23:41:07 +0000[diff] [blame]1817 LiveVariables *LV) const {
Evan Cheng258ff672006-12-01 21:52:41 +0000[diff] [blame]1818 MachineInstr *MI = MBBI;
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]1819 MachineFunction &MF = *MI->getParent()->getParent();
Chris Lattnerbcea4d62005-01-02 02:37:07 +0000[diff] [blame]1820 // All instructions input are two-addr instructions. Get the known operands.
1821 unsigned Dest = MI->getOperand(0).getReg();
1822 unsigned Src = MI->getOperand(1).getReg();
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1823 bool isDead = MI->getOperand(0).isDead();
1824 bool isKill = MI->getOperand(1).isKill();
Chris Lattnerbcea4d62005-01-02 02:37:07 +0000[diff] [blame]1825
Evan Cheng6ce7dc22006-11-15 20:58:11 +0000[diff] [blame]1826 MachineInstr *NewMI = NULL;
Evan Cheng258ff672006-12-01 21:52:41 +0000[diff] [blame]1827 // FIXME: 16-bit LEA's are really slow on Athlons, but not bad on P4's. When
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1828 // we have better subtarget support, enable the 16-bit LEA generation here.
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1829 // 16-bit LEA is also slow on Core2.
Evan Cheng258ff672006-12-01 21:52:41 +0000[diff] [blame]1830 bool DisableLEA16 = true;
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1831 bool is64Bit = TM.getSubtarget<X86Subtarget>().is64Bit();
Evan Cheng258ff672006-12-01 21:52:41 +0000[diff] [blame]1832
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1833 unsigned MIOpc = MI->getOpcode();
1834 switch (MIOpc) {
Evan Chengccba76b2006-05-30 20:26:50 +0000[diff] [blame]1835 case X86::SHUFPSrri: {
1836 assert(MI->getNumOperands() == 4 && "Unknown shufps instruction!");
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1837 if (!TM.getSubtarget<X86Subtarget>().hasSSE2()) return 0;
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]1838
Evan Chengaa3c1412006-05-30 21:45:53 +0000[diff] [blame]1839 unsigned B = MI->getOperand(1).getReg();
1840 unsigned C = MI->getOperand(2).getReg();
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1841 if (B != C) return 0;
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1842 unsigned A = MI->getOperand(0).getReg();
1843 unsigned M = MI->getOperand(3).getImm();
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]1844 NewMI = BuildMI(MF, MI->getDebugLoc(), get(X86::PSHUFDri))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]1845 .addReg(A, RegState::Define | getDeadRegState(isDead))
1846 .addReg(B, getKillRegState(isKill)).addImm(M);
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1847 break;
1848 }
Craig Topper05189702012-01-13 09:21:41 +0000[diff] [blame]1849 case X86::SHUFPDrri: {
1850 assert(MI->getNumOperands() == 4 && "Unknown shufpd instruction!");
1851 if (!TM.getSubtarget<X86Subtarget>().hasSSE2()) return 0;
1852
1853 unsigned B = MI->getOperand(1).getReg();
1854 unsigned C = MI->getOperand(2).getReg();
1855 if (B != C) return 0;
1856 unsigned A = MI->getOperand(0).getReg();
1857 unsigned M = MI->getOperand(3).getImm();
1858
1859 // Convert to PSHUFD mask.
1860 M = ((M & 1) << 1) | ((M & 1) << 3) | ((M & 2) << 4) | ((M & 2) << 6)| 0x44;
1861
1862 NewMI = BuildMI(MF, MI->getDebugLoc(), get(X86::PSHUFDri))
1863 .addReg(A, RegState::Define | getDeadRegState(isDead))
1864 .addReg(B, getKillRegState(isKill)).addImm(M);
1865 break;
1866 }
Chris Lattner995f5502007-03-28 18:12:31 +0000[diff] [blame]1867 case X86::SHL64ri: {
Evan Cheng24f2ea32007-09-14 21:48:26 +0000[diff] [blame]1868 assert(MI->getNumOperands() >= 3 && "Unknown shift instruction!");
Chris Lattner995f5502007-03-28 18:12:31 +0000[diff] [blame]1869 // NOTE: LEA doesn't produce flags like shift does, but LLVM never uses
1870 // the flags produced by a shift yet, so this is safe.
Chris Lattner995f5502007-03-28 18:12:31 +0000[diff] [blame]1871 unsigned ShAmt = MI->getOperand(2).getImm();
1872 if (ShAmt == 0 || ShAmt >= 4) return 0;
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1873
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1874 // LEA can't handle RSP.
1875 if (TargetRegisterInfo::isVirtualRegister(Src) &&
1876 !MF.getRegInfo().constrainRegClass(Src, &X86::GR64_NOSPRegClass))
1877 return 0;
1878
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]1879 NewMI = BuildMI(MF, MI->getDebugLoc(), get(X86::LEA64r))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]1880 .addReg(Dest, RegState::Define | getDeadRegState(isDead))
1881 .addReg(0).addImm(1 << ShAmt)
1882 .addReg(Src, getKillRegState(isKill))
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1883 .addImm(0).addReg(0);
Chris Lattner995f5502007-03-28 18:12:31 +0000[diff] [blame]1884 break;
1885 }
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1886 case X86::SHL32ri: {
Evan Cheng24f2ea32007-09-14 21:48:26 +0000[diff] [blame]1887 assert(MI->getNumOperands() >= 3 && "Unknown shift instruction!");
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1888 // NOTE: LEA doesn't produce flags like shift does, but LLVM never uses
1889 // the flags produced by a shift yet, so this is safe.
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1890 unsigned ShAmt = MI->getOperand(2).getImm();
1891 if (ShAmt == 0 || ShAmt >= 4) return 0;
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1892
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1893 // LEA can't handle ESP.
1894 if (TargetRegisterInfo::isVirtualRegister(Src) &&
1895 !MF.getRegInfo().constrainRegClass(Src, &X86::GR32_NOSPRegClass))
1896 return 0;
1897
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1898 unsigned Opc = is64Bit ? X86::LEA64_32r : X86::LEA32r;
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]1899 NewMI = BuildMI(MF, MI->getDebugLoc(), get(Opc))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]1900 .addReg(Dest, RegState::Define | getDeadRegState(isDead))
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1901 .addReg(0).addImm(1 << ShAmt)
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1902 .addReg(Src, getKillRegState(isKill)).addImm(0).addReg(0);
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1903 break;
1904 }
1905 case X86::SHL16ri: {
Evan Cheng24f2ea32007-09-14 21:48:26 +0000[diff] [blame]1906 assert(MI->getNumOperands() >= 3 && "Unknown shift instruction!");
Evan Cheng61d9c862007-09-06 00:14:41 +0000[diff] [blame]1907 // NOTE: LEA doesn't produce flags like shift does, but LLVM never uses
1908 // the flags produced by a shift yet, so this is safe.
Evan Cheng61d9c862007-09-06 00:14:41 +0000[diff] [blame]1909 unsigned ShAmt = MI->getOperand(2).getImm();
1910 if (ShAmt == 0 || ShAmt >= 4) return 0;
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1911
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1912 if (DisableLEA16)
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1913 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1914 NewMI = BuildMI(MF, MI->getDebugLoc(), get(X86::LEA16r))
1915 .addReg(Dest, RegState::Define | getDeadRegState(isDead))
1916 .addReg(0).addImm(1 << ShAmt)
1917 .addReg(Src, getKillRegState(isKill))
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1918 .addImm(0).addReg(0);
Chris Lattnera16b7cb2007-03-20 06:08:29 +0000[diff] [blame]1919 break;
Evan Chengccba76b2006-05-30 20:26:50 +0000[diff] [blame]1920 }
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1921 default: {
1922 // The following opcodes also sets the condition code register(s). Only
1923 // convert them to equivalent lea if the condition code register def's
1924 // are dead!
1925 if (hasLiveCondCodeDef(MI))
1926 return 0;
Evan Chengccba76b2006-05-30 20:26:50 +0000[diff] [blame]1927
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1928 switch (MIOpc) {
1929 default: return 0;
1930 case X86::INC64r:
Dan Gohmancca29832009-01-06 23:34:46 +0000[diff] [blame]1931 case X86::INC32r:
1932 case X86::INC64_32r: {
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1933 assert(MI->getNumOperands() >= 2 && "Unknown inc instruction!");
Evan Chengb76143c2007-10-09 07:14:53 +0000[diff] [blame]1934 unsigned Opc = MIOpc == X86::INC64r ? X86::LEA64r
1935 : (is64Bit ? X86::LEA64_32r : X86::LEA32r);
Craig Topperc9099502012-04-20 06:31:50 +0000[diff] [blame]1936 const TargetRegisterClass *RC = MIOpc == X86::INC64r ?
1937 (const TargetRegisterClass*)&X86::GR64_NOSPRegClass :
1938 (const TargetRegisterClass*)&X86::GR32_NOSPRegClass;
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1939
1940 // LEA can't handle RSP.
1941 if (TargetRegisterInfo::isVirtualRegister(Src) &&
Craig Topperc9099502012-04-20 06:31:50 +0000[diff] [blame]1942 !MF.getRegInfo().constrainRegClass(Src, RC))
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1943 return 0;
1944
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1945 NewMI = addRegOffset(BuildMI(MF, MI->getDebugLoc(), get(Opc))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]1946 .addReg(Dest, RegState::Define |
1947 getDeadRegState(isDead)),
Rafael Espindola094fad32009-04-08 21:14:34 +0000[diff] [blame]1948 Src, isKill, 1);
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1949 break;
Chris Lattnerbcea4d62005-01-02 02:37:07 +0000[diff] [blame]1950 }
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1951 case X86::INC16r:
1952 case X86::INC64_16r:
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1953 if (DisableLEA16)
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1954 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1955 assert(MI->getNumOperands() >= 2 && "Unknown inc instruction!");
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]1956 NewMI = addRegOffset(BuildMI(MF, MI->getDebugLoc(), get(X86::LEA16r))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]1957 .addReg(Dest, RegState::Define |
1958 getDeadRegState(isDead)),
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1959 Src, isKill, 1);
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1960 break;
1961 case X86::DEC64r:
Dan Gohmancca29832009-01-06 23:34:46 +0000[diff] [blame]1962 case X86::DEC32r:
1963 case X86::DEC64_32r: {
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1964 assert(MI->getNumOperands() >= 2 && "Unknown dec instruction!");
Evan Chengb76143c2007-10-09 07:14:53 +0000[diff] [blame]1965 unsigned Opc = MIOpc == X86::DEC64r ? X86::LEA64r
1966 : (is64Bit ? X86::LEA64_32r : X86::LEA32r);
Craig Topperc9099502012-04-20 06:31:50 +0000[diff] [blame]1967 const TargetRegisterClass *RC = MIOpc == X86::DEC64r ?
1968 (const TargetRegisterClass*)&X86::GR64_NOSPRegClass :
1969 (const TargetRegisterClass*)&X86::GR32_NOSPRegClass;
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1970 // LEA can't handle RSP.
1971 if (TargetRegisterInfo::isVirtualRegister(Src) &&
Craig Topperc9099502012-04-20 06:31:50 +0000[diff] [blame]1972 !MF.getRegInfo().constrainRegClass(Src, RC))
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]1973 return 0;
1974
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]1975 NewMI = addRegOffset(BuildMI(MF, MI->getDebugLoc(), get(Opc))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]1976 .addReg(Dest, RegState::Define |
1977 getDeadRegState(isDead)),
Rafael Espindola094fad32009-04-08 21:14:34 +0000[diff] [blame]1978 Src, isKill, -1);
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1979 break;
1980 }
1981 case X86::DEC16r:
1982 case X86::DEC64_16r:
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]1983 if (DisableLEA16)
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]1984 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1985 assert(MI->getNumOperands() >= 2 && "Unknown dec instruction!");
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]1986 NewMI = addRegOffset(BuildMI(MF, MI->getDebugLoc(), get(X86::LEA16r))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]1987 .addReg(Dest, RegState::Define |
1988 getDeadRegState(isDead)),
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]1989 Src, isKill, -1);
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1990 break;
1991 case X86::ADD64rr:
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]1992 case X86::ADD64rr_DB:
1993 case X86::ADD32rr:
1994 case X86::ADD32rr_DB: {
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]1995 assert(MI->getNumOperands() >= 3 && "Unknown add instruction!");
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]1996 unsigned Opc;
Craig Topper44d23822012-02-22 05:59:10 +0000[diff] [blame]1997 const TargetRegisterClass *RC;
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]1998 if (MIOpc == X86::ADD64rr || MIOpc == X86::ADD64rr_DB) {
1999 Opc = X86::LEA64r;
Craig Topperc9099502012-04-20 06:31:50 +0000[diff] [blame]2000 RC = &X86::GR64_NOSPRegClass;
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]2001 } else {
2002 Opc = is64Bit ? X86::LEA64_32r : X86::LEA32r;
Craig Topperc9099502012-04-20 06:31:50 +0000[diff] [blame]2003 RC = &X86::GR32_NOSPRegClass;
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]2004 }
2005
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]2006
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]2007 unsigned Src2 = MI->getOperand(2).getReg();
2008 bool isKill2 = MI->getOperand(2).isKill();
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]2009
2010 // LEA can't handle RSP.
2011 if (TargetRegisterInfo::isVirtualRegister(Src2) &&
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]2012 !MF.getRegInfo().constrainRegClass(Src2, RC))
Jakob Stoklund Olesen635127a2010-10-07 00:07:26 +0000[diff] [blame]2013 return 0;
2014
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]2015 NewMI = addRegReg(BuildMI(MF, MI->getDebugLoc(), get(Opc))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]2016 .addReg(Dest, RegState::Define |
2017 getDeadRegState(isDead)),
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]2018 Src, isKill, Src2, isKill2);
Nadav Rotemd93ea882012-07-16 10:52:25 +0000[diff] [blame]2019
2020 // Preserve undefness of the operands.
2021 bool isUndef = MI->getOperand(1).isUndef();
2022 bool isUndef2 = MI->getOperand(2).isUndef();
2023 NewMI->getOperand(1).setIsUndef(isUndef);
2024 NewMI->getOperand(3).setIsUndef(isUndef2);
2025
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]2026 if (LV && isKill2)
2027 LV->replaceKillInstruction(Src2, MI, NewMI);
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2028 break;
2029 }
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]2030 case X86::ADD16rr:
2031 case X86::ADD16rr_DB: {
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2032 if (DisableLEA16)
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]2033 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2034 assert(MI->getNumOperands() >= 3 && "Unknown add instruction!");
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]2035 unsigned Src2 = MI->getOperand(2).getReg();
2036 bool isKill2 = MI->getOperand(2).isKill();
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]2037 NewMI = addRegReg(BuildMI(MF, MI->getDebugLoc(), get(X86::LEA16r))
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]2038 .addReg(Dest, RegState::Define |
2039 getDeadRegState(isDead)),
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]2040 Src, isKill, Src2, isKill2);
2041 if (LV && isKill2)
2042 LV->replaceKillInstruction(Src2, MI, NewMI);
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2043 break;
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]2044 }
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2045 case X86::ADD64ri32:
2046 case X86::ADD64ri8:
Chris Lattner15df55d2010-10-08 03:57:25 +0000[diff] [blame]2047 case X86::ADD64ri32_DB:
2048 case X86::ADD64ri8_DB:
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2049 assert(MI->getNumOperands() >= 3 && "Unknown add instruction!");
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]2050 NewMI = addRegOffset(BuildMI(MF, MI->getDebugLoc(), get(X86::LEA64r))
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2051 .addReg(Dest, RegState::Define |
2052 getDeadRegState(isDead)),
2053 Src, isKill, MI->getOperand(2).getImm());
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2054 break;
2055 case X86::ADD32ri:
Chris Lattner15df55d2010-10-08 03:57:25 +0000[diff] [blame]2056 case X86::ADD32ri8:
2057 case X86::ADD32ri_DB:
2058 case X86::ADD32ri8_DB: {
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2059 assert(MI->getNumOperands() >= 3 && "Unknown add instruction!");
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2060 unsigned Opc = is64Bit ? X86::LEA64_32r : X86::LEA32r;
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]2061 NewMI = addRegOffset(BuildMI(MF, MI->getDebugLoc(), get(Opc))
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2062 .addReg(Dest, RegState::Define |
2063 getDeadRegState(isDead)),
Rafael Espindola094fad32009-04-08 21:14:34 +0000[diff] [blame]2064 Src, isKill, MI->getOperand(2).getImm());
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2065 break;
2066 }
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2067 case X86::ADD16ri:
2068 case X86::ADD16ri8:
Chris Lattner15df55d2010-10-08 03:57:25 +0000[diff] [blame]2069 case X86::ADD16ri_DB:
2070 case X86::ADD16ri8_DB:
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2071 if (DisableLEA16)
Evan Chengdd99f3a2009-12-12 20:03:14 +0000[diff] [blame]2072 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2073 assert(MI->getNumOperands() >= 3 && "Unknown add instruction!");
Chris Lattner599b5312010-07-08 23:46:44 +0000[diff] [blame]2074 NewMI = addRegOffset(BuildMI(MF, MI->getDebugLoc(), get(X86::LEA16r))
Evan Cheng656e5142009-12-11 06:01:48 +0000[diff] [blame]2075 .addReg(Dest, RegState::Define |
2076 getDeadRegState(isDead)),
2077 Src, isKill, MI->getOperand(2).getImm());
2078 break;
Evan Cheng559dc462007-10-05 20:34:26 +0000[diff] [blame]2079 }
2080 }
Chris Lattnerbcea4d62005-01-02 02:37:07 +0000[diff] [blame]2081 }
2082
Evan Cheng15246732008-02-07 08:29:53 +0000[diff] [blame]2083 if (!NewMI) return 0;
2084
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]2085 if (LV) { // Update live variables
2086 if (isKill)
2087 LV->replaceKillInstruction(Src, MI, NewMI);
2088 if (isDead)
2089 LV->replaceKillInstruction(Dest, MI, NewMI);
2090 }
2091
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]2092 MFI->insert(MBBI, NewMI); // Insert the new inst
Evan Cheng6ce7dc22006-11-15 20:58:11 +0000[diff] [blame]2093 return NewMI;
Chris Lattnerbcea4d62005-01-02 02:37:07 +0000[diff] [blame]2094}
2095
Chris Lattner41e431b2005-01-19 07:11:01 +0000[diff] [blame]2096/// commuteInstruction - We have a few instructions that must be hacked on to
2097/// commute them.
2098///
Evan Cheng58dcb0e2008-06-16 07:33:11 +0000[diff] [blame]2099MachineInstr *
2100X86InstrInfo::commuteInstruction(MachineInstr *MI, bool NewMI) const {
Chris Lattner41e431b2005-01-19 07:11:01 +0000[diff] [blame]2101 switch (MI->getOpcode()) {
Chris Lattner0df53d22005-01-19 07:31:24 +0000[diff] [blame]2102 case X86::SHRD16rri8: // A = SHRD16rri8 B, C, I -> A = SHLD16rri8 C, B, (16-I)
2103 case X86::SHLD16rri8: // A = SHLD16rri8 B, C, I -> A = SHRD16rri8 C, B, (16-I)
Chris Lattner41e431b2005-01-19 07:11:01 +0000[diff] [blame]2104 case X86::SHRD32rri8: // A = SHRD32rri8 B, C, I -> A = SHLD32rri8 C, B, (32-I)
Dan Gohmane47f1f92007-09-14 23:17:45 +0000[diff] [blame]2105 case X86::SHLD32rri8: // A = SHLD32rri8 B, C, I -> A = SHRD32rri8 C, B, (32-I)
2106 case X86::SHRD64rri8: // A = SHRD64rri8 B, C, I -> A = SHLD64rri8 C, B, (64-I)
2107 case X86::SHLD64rri8:{// A = SHLD64rri8 B, C, I -> A = SHRD64rri8 C, B, (64-I)
Chris Lattner0df53d22005-01-19 07:31:24 +0000[diff] [blame]2108 unsigned Opc;
2109 unsigned Size;
2110 switch (MI->getOpcode()) {
Torok Edwinc23197a2009-07-14 16:55:14 +0000[diff] [blame]2111 default: llvm_unreachable("Unreachable!");
Chris Lattner0df53d22005-01-19 07:31:24 +0000[diff] [blame]2112 case X86::SHRD16rri8: Size = 16; Opc = X86::SHLD16rri8; break;
2113 case X86::SHLD16rri8: Size = 16; Opc = X86::SHRD16rri8; break;
2114 case X86::SHRD32rri8: Size = 32; Opc = X86::SHLD32rri8; break;
2115 case X86::SHLD32rri8: Size = 32; Opc = X86::SHRD32rri8; break;
Dan Gohmane47f1f92007-09-14 23:17:45 +0000[diff] [blame]2116 case X86::SHRD64rri8: Size = 64; Opc = X86::SHLD64rri8; break;
2117 case X86::SHLD64rri8: Size = 64; Opc = X86::SHRD64rri8; break;
Chris Lattner0df53d22005-01-19 07:31:24 +0000[diff] [blame]2118 }
Chris Lattner9a1ceae2007-12-30 20:49:49 +0000[diff] [blame]2119 unsigned Amt = MI->getOperand(3).getImm();
Dan Gohman74feef22008-10-17 01:23:35 +0000[diff] [blame]2120 if (NewMI) {
2121 MachineFunction &MF = *MI->getParent()->getParent();
2122 MI = MF.CloneMachineInstr(MI);
2123 NewMI = false;
Evan Chenga4d16a12008-02-13 02:46:49 +0000[diff] [blame]2124 }
Dan Gohman74feef22008-10-17 01:23:35 +0000[diff] [blame]2125 MI->setDesc(get(Opc));
2126 MI->getOperand(3).setImm(Size-Amt);
2127 return TargetInstrInfoImpl::commuteInstruction(MI, NewMI);
Chris Lattner41e431b2005-01-19 07:11:01 +0000[diff] [blame]2128 }
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2129 case X86::CMOVB16rr:
2130 case X86::CMOVB32rr:
2131 case X86::CMOVB64rr:
2132 case X86::CMOVAE16rr:
2133 case X86::CMOVAE32rr:
2134 case X86::CMOVAE64rr:
2135 case X86::CMOVE16rr:
2136 case X86::CMOVE32rr:
2137 case X86::CMOVE64rr:
2138 case X86::CMOVNE16rr:
2139 case X86::CMOVNE32rr:
2140 case X86::CMOVNE64rr:
Chris Lattner25cbf502010-10-05 23:00:14 +0000[diff] [blame]2141 case X86::CMOVBE16rr:
2142 case X86::CMOVBE32rr:
2143 case X86::CMOVBE64rr:
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2144 case X86::CMOVA16rr:
2145 case X86::CMOVA32rr:
2146 case X86::CMOVA64rr:
2147 case X86::CMOVL16rr:
2148 case X86::CMOVL32rr:
2149 case X86::CMOVL64rr:
2150 case X86::CMOVGE16rr:
2151 case X86::CMOVGE32rr:
2152 case X86::CMOVGE64rr:
2153 case X86::CMOVLE16rr:
2154 case X86::CMOVLE32rr:
2155 case X86::CMOVLE64rr:
2156 case X86::CMOVG16rr:
2157 case X86::CMOVG32rr:
2158 case X86::CMOVG64rr:
2159 case X86::CMOVS16rr:
2160 case X86::CMOVS32rr:
2161 case X86::CMOVS64rr:
2162 case X86::CMOVNS16rr:
2163 case X86::CMOVNS32rr:
2164 case X86::CMOVNS64rr:
2165 case X86::CMOVP16rr:
2166 case X86::CMOVP32rr:
2167 case X86::CMOVP64rr:
2168 case X86::CMOVNP16rr:
2169 case X86::CMOVNP32rr:
Dan Gohman305fceb2009-01-07 00:35:10 +0000[diff] [blame]2170 case X86::CMOVNP64rr:
2171 case X86::CMOVO16rr:
2172 case X86::CMOVO32rr:
2173 case X86::CMOVO64rr:
2174 case X86::CMOVNO16rr:
2175 case X86::CMOVNO32rr:
2176 case X86::CMOVNO64rr: {
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2177 unsigned Opc = 0;
2178 switch (MI->getOpcode()) {
2179 default: break;
2180 case X86::CMOVB16rr: Opc = X86::CMOVAE16rr; break;
2181 case X86::CMOVB32rr: Opc = X86::CMOVAE32rr; break;
2182 case X86::CMOVB64rr: Opc = X86::CMOVAE64rr; break;
2183 case X86::CMOVAE16rr: Opc = X86::CMOVB16rr; break;
2184 case X86::CMOVAE32rr: Opc = X86::CMOVB32rr; break;
2185 case X86::CMOVAE64rr: Opc = X86::CMOVB64rr; break;
2186 case X86::CMOVE16rr: Opc = X86::CMOVNE16rr; break;
2187 case X86::CMOVE32rr: Opc = X86::CMOVNE32rr; break;
2188 case X86::CMOVE64rr: Opc = X86::CMOVNE64rr; break;
2189 case X86::CMOVNE16rr: Opc = X86::CMOVE16rr; break;
2190 case X86::CMOVNE32rr: Opc = X86::CMOVE32rr; break;
2191 case X86::CMOVNE64rr: Opc = X86::CMOVE64rr; break;
Chris Lattner25cbf502010-10-05 23:00:14 +0000[diff] [blame]2192 case X86::CMOVBE16rr: Opc = X86::CMOVA16rr; break;
2193 case X86::CMOVBE32rr: Opc = X86::CMOVA32rr; break;
2194 case X86::CMOVBE64rr: Opc = X86::CMOVA64rr; break;
2195 case X86::CMOVA16rr: Opc = X86::CMOVBE16rr; break;
2196 case X86::CMOVA32rr: Opc = X86::CMOVBE32rr; break;
2197 case X86::CMOVA64rr: Opc = X86::CMOVBE64rr; break;
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2198 case X86::CMOVL16rr: Opc = X86::CMOVGE16rr; break;
2199 case X86::CMOVL32rr: Opc = X86::CMOVGE32rr; break;
2200 case X86::CMOVL64rr: Opc = X86::CMOVGE64rr; break;
2201 case X86::CMOVGE16rr: Opc = X86::CMOVL16rr; break;
2202 case X86::CMOVGE32rr: Opc = X86::CMOVL32rr; break;
2203 case X86::CMOVGE64rr: Opc = X86::CMOVL64rr; break;
2204 case X86::CMOVLE16rr: Opc = X86::CMOVG16rr; break;
2205 case X86::CMOVLE32rr: Opc = X86::CMOVG32rr; break;
2206 case X86::CMOVLE64rr: Opc = X86::CMOVG64rr; break;
2207 case X86::CMOVG16rr: Opc = X86::CMOVLE16rr; break;
2208 case X86::CMOVG32rr: Opc = X86::CMOVLE32rr; break;
2209 case X86::CMOVG64rr: Opc = X86::CMOVLE64rr; break;
2210 case X86::CMOVS16rr: Opc = X86::CMOVNS16rr; break;
2211 case X86::CMOVS32rr: Opc = X86::CMOVNS32rr; break;
Mon P Wang0bd07fc2009-04-18 05:16:01 +0000[diff] [blame]2212 case X86::CMOVS64rr: Opc = X86::CMOVNS64rr; break;
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2213 case X86::CMOVNS16rr: Opc = X86::CMOVS16rr; break;
2214 case X86::CMOVNS32rr: Opc = X86::CMOVS32rr; break;
2215 case X86::CMOVNS64rr: Opc = X86::CMOVS64rr; break;
2216 case X86::CMOVP16rr: Opc = X86::CMOVNP16rr; break;
2217 case X86::CMOVP32rr: Opc = X86::CMOVNP32rr; break;
Mon P Wang0bd07fc2009-04-18 05:16:01 +0000[diff] [blame]2218 case X86::CMOVP64rr: Opc = X86::CMOVNP64rr; break;
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2219 case X86::CMOVNP16rr: Opc = X86::CMOVP16rr; break;
2220 case X86::CMOVNP32rr: Opc = X86::CMOVP32rr; break;
2221 case X86::CMOVNP64rr: Opc = X86::CMOVP64rr; break;
Dan Gohman305fceb2009-01-07 00:35:10 +0000[diff] [blame]2222 case X86::CMOVO16rr: Opc = X86::CMOVNO16rr; break;
2223 case X86::CMOVO32rr: Opc = X86::CMOVNO32rr; break;
Mon P Wang0bd07fc2009-04-18 05:16:01 +0000[diff] [blame]2224 case X86::CMOVO64rr: Opc = X86::CMOVNO64rr; break;
Dan Gohman305fceb2009-01-07 00:35:10 +0000[diff] [blame]2225 case X86::CMOVNO16rr: Opc = X86::CMOVO16rr; break;
2226 case X86::CMOVNO32rr: Opc = X86::CMOVO32rr; break;
2227 case X86::CMOVNO64rr: Opc = X86::CMOVO64rr; break;
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2228 }
Dan Gohman74feef22008-10-17 01:23:35 +0000[diff] [blame]2229 if (NewMI) {
2230 MachineFunction &MF = *MI->getParent()->getParent();
2231 MI = MF.CloneMachineInstr(MI);
2232 NewMI = false;
2233 }
Chris Lattner5080f4d2008-01-11 18:10:50 +0000[diff] [blame]2234 MI->setDesc(get(Opc));
Evan Cheng7ad42d92007-10-05 23:13:21 +0000[diff] [blame]2235 // Fallthrough intended.
2236 }
Chris Lattner41e431b2005-01-19 07:11:01 +0000[diff] [blame]2237 default:
Evan Cheng58dcb0e2008-06-16 07:33:11 +0000[diff] [blame]2238 return TargetInstrInfoImpl::commuteInstruction(MI, NewMI);
Chris Lattner41e431b2005-01-19 07:11:01 +0000[diff] [blame]2239 }
2240}
2241
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2242static X86::CondCode getCondFromBranchOpc(unsigned BrOpc) {
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2243 switch (BrOpc) {
2244 default: return X86::COND_INVALID;
Chris Lattnerbd13fb62010-02-11 19:25:55 +0000[diff] [blame]2245 case X86::JE_4: return X86::COND_E;
2246 case X86::JNE_4: return X86::COND_NE;
2247 case X86::JL_4: return X86::COND_L;
2248 case X86::JLE_4: return X86::COND_LE;
2249 case X86::JG_4: return X86::COND_G;
2250 case X86::JGE_4: return X86::COND_GE;
2251 case X86::JB_4: return X86::COND_B;
2252 case X86::JBE_4: return X86::COND_BE;
2253 case X86::JA_4: return X86::COND_A;
2254 case X86::JAE_4: return X86::COND_AE;
2255 case X86::JS_4: return X86::COND_S;
2256 case X86::JNS_4: return X86::COND_NS;
2257 case X86::JP_4: return X86::COND_P;
2258 case X86::JNP_4: return X86::COND_NP;
2259 case X86::JO_4: return X86::COND_O;
2260 case X86::JNO_4: return X86::COND_NO;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2261 }
2262}
2263
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2264/// getCondFromSETOpc - return condition code of a SET opcode.
2265static X86::CondCode getCondFromSETOpc(unsigned Opc) {
2266 switch (Opc) {
2267 default: return X86::COND_INVALID;
2268 case X86::SETAr: case X86::SETAm: return X86::COND_A;
2269 case X86::SETAEr: case X86::SETAEm: return X86::COND_AE;
2270 case X86::SETBr: case X86::SETBm: return X86::COND_B;
2271 case X86::SETBEr: case X86::SETBEm: return X86::COND_BE;
2272 case X86::SETEr: case X86::SETEm: return X86::COND_E;
2273 case X86::SETGr: case X86::SETGm: return X86::COND_G;
2274 case X86::SETGEr: case X86::SETGEm: return X86::COND_GE;
2275 case X86::SETLr: case X86::SETLm: return X86::COND_L;
2276 case X86::SETLEr: case X86::SETLEm: return X86::COND_LE;
2277 case X86::SETNEr: case X86::SETNEm: return X86::COND_NE;
2278 case X86::SETNOr: case X86::SETNOm: return X86::COND_NO;
2279 case X86::SETNPr: case X86::SETNPm: return X86::COND_NP;
2280 case X86::SETNSr: case X86::SETNSm: return X86::COND_NS;
2281 case X86::SETOr: case X86::SETOm: return X86::COND_O;
2282 case X86::SETPr: case X86::SETPm: return X86::COND_P;
2283 case X86::SETSr: case X86::SETSm: return X86::COND_S;
2284 }
2285}
2286
2287/// getCondFromCmovOpc - return condition code of a CMov opcode.
2288static X86::CondCode getCondFromCMovOpc(unsigned Opc) {
2289 switch (Opc) {
2290 default: return X86::COND_INVALID;
2291 case X86::CMOVA16rm: case X86::CMOVA16rr: case X86::CMOVA32rm:
2292 case X86::CMOVA32rr: case X86::CMOVA64rm: case X86::CMOVA64rr:
2293 return X86::COND_A;
2294 case X86::CMOVAE16rm: case X86::CMOVAE16rr: case X86::CMOVAE32rm:
2295 case X86::CMOVAE32rr: case X86::CMOVAE64rm: case X86::CMOVAE64rr:
2296 return X86::COND_AE;
2297 case X86::CMOVB16rm: case X86::CMOVB16rr: case X86::CMOVB32rm:
2298 case X86::CMOVB32rr: case X86::CMOVB64rm: case X86::CMOVB64rr:
2299 return X86::COND_B;
2300 case X86::CMOVBE16rm: case X86::CMOVBE16rr: case X86::CMOVBE32rm:
2301 case X86::CMOVBE32rr: case X86::CMOVBE64rm: case X86::CMOVBE64rr:
2302 return X86::COND_BE;
2303 case X86::CMOVE16rm: case X86::CMOVE16rr: case X86::CMOVE32rm:
2304 case X86::CMOVE32rr: case X86::CMOVE64rm: case X86::CMOVE64rr:
2305 return X86::COND_E;
2306 case X86::CMOVG16rm: case X86::CMOVG16rr: case X86::CMOVG32rm:
2307 case X86::CMOVG32rr: case X86::CMOVG64rm: case X86::CMOVG64rr:
2308 return X86::COND_G;
2309 case X86::CMOVGE16rm: case X86::CMOVGE16rr: case X86::CMOVGE32rm:
2310 case X86::CMOVGE32rr: case X86::CMOVGE64rm: case X86::CMOVGE64rr:
2311 return X86::COND_GE;
2312 case X86::CMOVL16rm: case X86::CMOVL16rr: case X86::CMOVL32rm:
2313 case X86::CMOVL32rr: case X86::CMOVL64rm: case X86::CMOVL64rr:
2314 return X86::COND_L;
2315 case X86::CMOVLE16rm: case X86::CMOVLE16rr: case X86::CMOVLE32rm:
2316 case X86::CMOVLE32rr: case X86::CMOVLE64rm: case X86::CMOVLE64rr:
2317 return X86::COND_LE;
2318 case X86::CMOVNE16rm: case X86::CMOVNE16rr: case X86::CMOVNE32rm:
2319 case X86::CMOVNE32rr: case X86::CMOVNE64rm: case X86::CMOVNE64rr:
2320 return X86::COND_NE;
2321 case X86::CMOVNO16rm: case X86::CMOVNO16rr: case X86::CMOVNO32rm:
2322 case X86::CMOVNO32rr: case X86::CMOVNO64rm: case X86::CMOVNO64rr:
2323 return X86::COND_NO;
2324 case X86::CMOVNP16rm: case X86::CMOVNP16rr: case X86::CMOVNP32rm:
2325 case X86::CMOVNP32rr: case X86::CMOVNP64rm: case X86::CMOVNP64rr:
2326 return X86::COND_NP;
2327 case X86::CMOVNS16rm: case X86::CMOVNS16rr: case X86::CMOVNS32rm:
2328 case X86::CMOVNS32rr: case X86::CMOVNS64rm: case X86::CMOVNS64rr:
2329 return X86::COND_NS;
2330 case X86::CMOVO16rm: case X86::CMOVO16rr: case X86::CMOVO32rm:
2331 case X86::CMOVO32rr: case X86::CMOVO64rm: case X86::CMOVO64rr:
2332 return X86::COND_O;
2333 case X86::CMOVP16rm: case X86::CMOVP16rr: case X86::CMOVP32rm:
2334 case X86::CMOVP32rr: case X86::CMOVP64rm: case X86::CMOVP64rr:
2335 return X86::COND_P;
2336 case X86::CMOVS16rm: case X86::CMOVS16rr: case X86::CMOVS32rm:
2337 case X86::CMOVS32rr: case X86::CMOVS64rm: case X86::CMOVS64rr:
2338 return X86::COND_S;
2339 }
2340}
2341
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2342unsigned X86::GetCondBranchFromCond(X86::CondCode CC) {
2343 switch (CC) {
Torok Edwinc23197a2009-07-14 16:55:14 +0000[diff] [blame]2344 default: llvm_unreachable("Illegal condition code!");
Chris Lattnerbd13fb62010-02-11 19:25:55 +0000[diff] [blame]2345 case X86::COND_E: return X86::JE_4;
2346 case X86::COND_NE: return X86::JNE_4;
2347 case X86::COND_L: return X86::JL_4;
2348 case X86::COND_LE: return X86::JLE_4;
2349 case X86::COND_G: return X86::JG_4;
2350 case X86::COND_GE: return X86::JGE_4;
2351 case X86::COND_B: return X86::JB_4;
2352 case X86::COND_BE: return X86::JBE_4;
2353 case X86::COND_A: return X86::JA_4;
2354 case X86::COND_AE: return X86::JAE_4;
2355 case X86::COND_S: return X86::JS_4;
2356 case X86::COND_NS: return X86::JNS_4;
2357 case X86::COND_P: return X86::JP_4;
2358 case X86::COND_NP: return X86::JNP_4;
2359 case X86::COND_O: return X86::JO_4;
2360 case X86::COND_NO: return X86::JNO_4;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2361 }
2362}
2363
Chris Lattner9cd68752006-10-21 05:52:40 +0000[diff] [blame]2364/// GetOppositeBranchCondition - Return the inverse of the specified condition,
2365/// e.g. turning COND_E to COND_NE.
2366X86::CondCode X86::GetOppositeBranchCondition(X86::CondCode CC) {
2367 switch (CC) {
Torok Edwinc23197a2009-07-14 16:55:14 +0000[diff] [blame]2368 default: llvm_unreachable("Illegal condition code!");
Chris Lattner9cd68752006-10-21 05:52:40 +0000[diff] [blame]2369 case X86::COND_E: return X86::COND_NE;
2370 case X86::COND_NE: return X86::COND_E;
2371 case X86::COND_L: return X86::COND_GE;
2372 case X86::COND_LE: return X86::COND_G;
2373 case X86::COND_G: return X86::COND_LE;
2374 case X86::COND_GE: return X86::COND_L;
2375 case X86::COND_B: return X86::COND_AE;
2376 case X86::COND_BE: return X86::COND_A;
2377 case X86::COND_A: return X86::COND_BE;
2378 case X86::COND_AE: return X86::COND_B;
2379 case X86::COND_S: return X86::COND_NS;
2380 case X86::COND_NS: return X86::COND_S;
2381 case X86::COND_P: return X86::COND_NP;
2382 case X86::COND_NP: return X86::COND_P;
2383 case X86::COND_O: return X86::COND_NO;
2384 case X86::COND_NO: return X86::COND_O;
2385 }
2386}
2387
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2388/// getSwappedCondition - assume the flags are set by MI(a,b), return
2389/// the condition code if we modify the instructions such that flags are
2390/// set by MI(b,a).
Benjamin Kramer23d36222012-07-13 13:25:15 +0000[diff] [blame]2391static X86::CondCode getSwappedCondition(X86::CondCode CC) {
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2392 switch (CC) {
2393 default: return X86::COND_INVALID;
2394 case X86::COND_E: return X86::COND_E;
2395 case X86::COND_NE: return X86::COND_NE;
2396 case X86::COND_L: return X86::COND_G;
2397 case X86::COND_LE: return X86::COND_GE;
2398 case X86::COND_G: return X86::COND_L;
2399 case X86::COND_GE: return X86::COND_LE;
2400 case X86::COND_B: return X86::COND_A;
2401 case X86::COND_BE: return X86::COND_AE;
2402 case X86::COND_A: return X86::COND_B;
2403 case X86::COND_AE: return X86::COND_BE;
2404 }
2405}
2406
2407/// getSETFromCond - Return a set opcode for the given condition and
2408/// whether it has memory operand.
2409static unsigned getSETFromCond(X86::CondCode CC,
2410 bool HasMemoryOperand) {
2411 static const unsigned Opc[16][2] = {
2412 { X86::SETAr, X86::SETAm },
2413 { X86::SETAEr, X86::SETAEm },
2414 { X86::SETBr, X86::SETBm },
2415 { X86::SETBEr, X86::SETBEm },
2416 { X86::SETEr, X86::SETEm },
2417 { X86::SETGr, X86::SETGm },
2418 { X86::SETGEr, X86::SETGEm },
2419 { X86::SETLr, X86::SETLm },
2420 { X86::SETLEr, X86::SETLEm },
2421 { X86::SETNEr, X86::SETNEm },
2422 { X86::SETNOr, X86::SETNOm },
2423 { X86::SETNPr, X86::SETNPm },
2424 { X86::SETNSr, X86::SETNSm },
2425 { X86::SETOr, X86::SETOm },
2426 { X86::SETPr, X86::SETPm },
2427 { X86::SETSr, X86::SETSm }
2428 };
2429
2430 assert(CC < 16 && "Can only handle standard cond codes");
2431 return Opc[CC][HasMemoryOperand ? 1 : 0];
2432}
2433
2434/// getCMovFromCond - Return a cmov opcode for the given condition,
2435/// register size in bytes, and operand type.
2436static unsigned getCMovFromCond(X86::CondCode CC, unsigned RegBytes,
2437 bool HasMemoryOperand) {
2438 static const unsigned Opc[32][3] = {
Jakob Stoklund Olesen59bde4d2012-07-04 00:09:58 +0000[diff] [blame]2439 { X86::CMOVA16rr, X86::CMOVA32rr, X86::CMOVA64rr },
2440 { X86::CMOVAE16rr, X86::CMOVAE32rr, X86::CMOVAE64rr },
2441 { X86::CMOVB16rr, X86::CMOVB32rr, X86::CMOVB64rr },
2442 { X86::CMOVBE16rr, X86::CMOVBE32rr, X86::CMOVBE64rr },
2443 { X86::CMOVE16rr, X86::CMOVE32rr, X86::CMOVE64rr },
2444 { X86::CMOVG16rr, X86::CMOVG32rr, X86::CMOVG64rr },
2445 { X86::CMOVGE16rr, X86::CMOVGE32rr, X86::CMOVGE64rr },
2446 { X86::CMOVL16rr, X86::CMOVL32rr, X86::CMOVL64rr },
2447 { X86::CMOVLE16rr, X86::CMOVLE32rr, X86::CMOVLE64rr },
2448 { X86::CMOVNE16rr, X86::CMOVNE32rr, X86::CMOVNE64rr },
2449 { X86::CMOVNO16rr, X86::CMOVNO32rr, X86::CMOVNO64rr },
2450 { X86::CMOVNP16rr, X86::CMOVNP32rr, X86::CMOVNP64rr },
2451 { X86::CMOVNS16rr, X86::CMOVNS32rr, X86::CMOVNS64rr },
2452 { X86::CMOVO16rr, X86::CMOVO32rr, X86::CMOVO64rr },
2453 { X86::CMOVP16rr, X86::CMOVP32rr, X86::CMOVP64rr },
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2454 { X86::CMOVS16rr, X86::CMOVS32rr, X86::CMOVS64rr },
2455 { X86::CMOVA16rm, X86::CMOVA32rm, X86::CMOVA64rm },
2456 { X86::CMOVAE16rm, X86::CMOVAE32rm, X86::CMOVAE64rm },
2457 { X86::CMOVB16rm, X86::CMOVB32rm, X86::CMOVB64rm },
2458 { X86::CMOVBE16rm, X86::CMOVBE32rm, X86::CMOVBE64rm },
2459 { X86::CMOVE16rm, X86::CMOVE32rm, X86::CMOVE64rm },
2460 { X86::CMOVG16rm, X86::CMOVG32rm, X86::CMOVG64rm },
2461 { X86::CMOVGE16rm, X86::CMOVGE32rm, X86::CMOVGE64rm },
2462 { X86::CMOVL16rm, X86::CMOVL32rm, X86::CMOVL64rm },
2463 { X86::CMOVLE16rm, X86::CMOVLE32rm, X86::CMOVLE64rm },
2464 { X86::CMOVNE16rm, X86::CMOVNE32rm, X86::CMOVNE64rm },
2465 { X86::CMOVNO16rm, X86::CMOVNO32rm, X86::CMOVNO64rm },
2466 { X86::CMOVNP16rm, X86::CMOVNP32rm, X86::CMOVNP64rm },
2467 { X86::CMOVNS16rm, X86::CMOVNS32rm, X86::CMOVNS64rm },
2468 { X86::CMOVO16rm, X86::CMOVO32rm, X86::CMOVO64rm },
2469 { X86::CMOVP16rm, X86::CMOVP32rm, X86::CMOVP64rm },
2470 { X86::CMOVS16rm, X86::CMOVS32rm, X86::CMOVS64rm }
Jakob Stoklund Olesen59bde4d2012-07-04 00:09:58 +0000[diff] [blame]2471 };
2472
2473 assert(CC < 16 && "Can only handle standard cond codes");
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2474 unsigned Idx = HasMemoryOperand ? 16+CC : CC;
Jakob Stoklund Olesen59bde4d2012-07-04 00:09:58 +0000[diff] [blame]2475 switch(RegBytes) {
2476 default: llvm_unreachable("Illegal register size!");
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2477 case 2: return Opc[Idx][0];
2478 case 4: return Opc[Idx][1];
2479 case 8: return Opc[Idx][2];
Jakob Stoklund Olesen59bde4d2012-07-04 00:09:58 +0000[diff] [blame]2480 }
2481}
2482
Dale Johannesen318093b2007-06-14 22:03:45 +0000[diff] [blame]2483bool X86InstrInfo::isUnpredicatedTerminator(const MachineInstr *MI) const {
Evan Cheng5a96b3d2011-12-07 07:15:52 +0000[diff] [blame]2484 if (!MI->isTerminator()) return false;
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]2485
Chris Lattner69244302008-01-07 01:56:04 +0000[diff] [blame]2486 // Conditional branch is a special case.
Evan Cheng5a96b3d2011-12-07 07:15:52 +0000[diff] [blame]2487 if (MI->isBranch() && !MI->isBarrier())
Chris Lattner69244302008-01-07 01:56:04 +0000[diff] [blame]2488 return true;
Evan Cheng5a96b3d2011-12-07 07:15:52 +0000[diff] [blame]2489 if (!MI->isPredicable())
Chris Lattner69244302008-01-07 01:56:04 +0000[diff] [blame]2490 return true;
2491 return !isPredicated(MI);
Dale Johannesen318093b2007-06-14 22:03:45 +0000[diff] [blame]2492}
Chris Lattner9cd68752006-10-21 05:52:40 +0000[diff] [blame]2493
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]2494bool X86InstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2495 MachineBasicBlock *&TBB,
2496 MachineBasicBlock *&FBB,
Evan Chengdc54d312009-02-09 07:14:22 +0000[diff] [blame]2497 SmallVectorImpl<MachineOperand> &Cond,
2498 bool AllowModify) const {
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2499 // Start from the bottom of the block and work up, examining the
2500 // terminator instructions.
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2501 MachineBasicBlock::iterator I = MBB.end();
Evan Chengfc5a03e2010-04-13 18:50:27 +0000[diff] [blame]2502 MachineBasicBlock::iterator UnCondBrIter = MBB.end();
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2503 while (I != MBB.begin()) {
2504 --I;
Dale Johannesen93d6a7e2010-04-02 01:38:09 +0000[diff] [blame]2505 if (I->isDebugValue())
2506 continue;
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2507
2508 // Working from the bottom, when we see a non-terminator instruction, we're
2509 // done.
Jakob Stoklund Olesen468a2a42010-07-16 17:41:44 +0000[diff] [blame]2510 if (!isUnpredicatedTerminator(I))
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2511 break;
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2512
2513 // A terminator that isn't a branch can't easily be handled by this
2514 // analysis.
Evan Cheng5a96b3d2011-12-07 07:15:52 +0000[diff] [blame]2515 if (!I->isBranch())
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2516 return true;
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2517
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2518 // Handle unconditional branches.
Chris Lattnerbd13fb62010-02-11 19:25:55 +0000[diff] [blame]2519 if (I->getOpcode() == X86::JMP_4) {
Evan Chengfc5a03e2010-04-13 18:50:27 +0000[diff] [blame]2520 UnCondBrIter = I;
2521
Evan Chengdc54d312009-02-09 07:14:22 +0000[diff] [blame]2522 if (!AllowModify) {
2523 TBB = I->getOperand(0).getMBB();
Evan Cheng45e00102009-05-08 06:34:09 +0000[diff] [blame]2524 continue;
Evan Chengdc54d312009-02-09 07:14:22 +0000[diff] [blame]2525 }
2526
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2527 // If the block has any instructions after a JMP, delete them.
Chris Lattner7896c9f2009-12-03 00:50:42 +0000[diff] [blame]2528 while (llvm::next(I) != MBB.end())
2529 llvm::next(I)->eraseFromParent();
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2530
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2531 Cond.clear();
2532 FBB = 0;
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2533
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2534 // Delete the JMP if it's equivalent to a fall-through.
2535 if (MBB.isLayoutSuccessor(I->getOperand(0).getMBB())) {
2536 TBB = 0;
2537 I->eraseFromParent();
2538 I = MBB.end();
Evan Chengfc5a03e2010-04-13 18:50:27 +0000[diff] [blame]2539 UnCondBrIter = MBB.end();
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2540 continue;
2541 }
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2542
Evan Chengfc5a03e2010-04-13 18:50:27 +0000[diff] [blame]2543 // TBB is used to indicate the unconditional destination.
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2544 TBB = I->getOperand(0).getMBB();
2545 continue;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2546 }
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2547
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2548 // Handle conditional branches.
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2549 X86::CondCode BranchCode = getCondFromBranchOpc(I->getOpcode());
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2550 if (BranchCode == X86::COND_INVALID)
2551 return true; // Can't handle indirect branch.
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2552
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2553 // Working from the bottom, handle the first conditional branch.
2554 if (Cond.empty()) {
Evan Chengfc5a03e2010-04-13 18:50:27 +0000[diff] [blame]2555 MachineBasicBlock *TargetBB = I->getOperand(0).getMBB();
2556 if (AllowModify && UnCondBrIter != MBB.end() &&
2557 MBB.isLayoutSuccessor(TargetBB)) {
2558 // If we can modify the code and it ends in something like:
2559 //
2560 // jCC L1
2561 // jmp L2
2562 // L1:
2563 // ...
2564 // L2:
2565 //
2566 // Then we can change this to:
2567 //
2568 // jnCC L2
2569 // L1:
2570 // ...
2571 // L2:
2572 //
2573 // Which is a bit more efficient.
2574 // We conditionally jump to the fall-through block.
2575 BranchCode = GetOppositeBranchCondition(BranchCode);
2576 unsigned JNCC = GetCondBranchFromCond(BranchCode);
2577 MachineBasicBlock::iterator OldInst = I;
2578
2579 BuildMI(MBB, UnCondBrIter, MBB.findDebugLoc(I), get(JNCC))
2580 .addMBB(UnCondBrIter->getOperand(0).getMBB());
2581 BuildMI(MBB, UnCondBrIter, MBB.findDebugLoc(I), get(X86::JMP_4))
2582 .addMBB(TargetBB);
Evan Chengfc5a03e2010-04-13 18:50:27 +0000[diff] [blame]2583
2584 OldInst->eraseFromParent();
2585 UnCondBrIter->eraseFromParent();
2586
2587 // Restart the analysis.
2588 UnCondBrIter = MBB.end();
2589 I = MBB.end();
2590 continue;
2591 }
2592
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2593 FBB = TBB;
2594 TBB = I->getOperand(0).getMBB();
2595 Cond.push_back(MachineOperand::CreateImm(BranchCode));
2596 continue;
2597 }
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2598
2599 // Handle subsequent conditional branches. Only handle the case where all
2600 // conditional branches branch to the same destination and their condition
2601 // opcodes fit one of the special multi-branch idioms.
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2602 assert(Cond.size() == 1);
2603 assert(TBB);
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2604
2605 // Only handle the case where all conditional branches branch to the same
2606 // destination.
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2607 if (TBB != I->getOperand(0).getMBB())
2608 return true;
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2609
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2610 // If the conditions are the same, we can leave them alone.
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2611 X86::CondCode OldBranchCode = (X86::CondCode)Cond[0].getImm();
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2612 if (OldBranchCode == BranchCode)
2613 continue;
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2614
2615 // If they differ, see if they fit one of the known patterns. Theoretically,
2616 // we could handle more patterns here, but we shouldn't expect to see them
2617 // if instruction selection has done a reasonable job.
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2618 if ((OldBranchCode == X86::COND_NP &&
2619 BranchCode == X86::COND_E) ||
2620 (OldBranchCode == X86::COND_E &&
2621 BranchCode == X86::COND_NP))
2622 BranchCode = X86::COND_NP_OR_E;
2623 else if ((OldBranchCode == X86::COND_P &&
2624 BranchCode == X86::COND_NE) ||
2625 (OldBranchCode == X86::COND_NE &&
2626 BranchCode == X86::COND_P))
2627 BranchCode = X86::COND_NE_OR_P;
2628 else
2629 return true;
Bill Wendling85de1e52009-12-14 06:51:19 +0000[diff] [blame]2630
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2631 // Update the MachineOperand.
2632 Cond[0].setImm(BranchCode);
Chris Lattner6ce64432006-10-30 22:27:23 +0000[diff] [blame]2633 }
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2634
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2635 return false;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2636}
2637
Evan Cheng6ae36262007-05-18 00:18:17 +0000[diff] [blame]2638unsigned X86InstrInfo::RemoveBranch(MachineBasicBlock &MBB) const {
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2639 MachineBasicBlock::iterator I = MBB.end();
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2640 unsigned Count = 0;
2641
2642 while (I != MBB.begin()) {
2643 --I;
Dale Johannesen93d6a7e2010-04-02 01:38:09 +0000[diff] [blame]2644 if (I->isDebugValue())
2645 continue;
Chris Lattnerbd13fb62010-02-11 19:25:55 +0000[diff] [blame]2646 if (I->getOpcode() != X86::JMP_4 &&
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2647 getCondFromBranchOpc(I->getOpcode()) == X86::COND_INVALID)
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2648 break;
2649 // Remove the branch.
2650 I->eraseFromParent();
2651 I = MBB.end();
2652 ++Count;
2653 }
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]2654
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2655 return Count;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2656}
2657
Evan Cheng6ae36262007-05-18 00:18:17 +0000[diff] [blame]2658unsigned
2659X86InstrInfo::InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
2660 MachineBasicBlock *FBB,
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2661 const SmallVectorImpl<MachineOperand> &Cond,
2662 DebugLoc DL) const {
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2663 // Shouldn't be a fall through.
2664 assert(TBB && "InsertBranch must not be told to insert a fallthrough");
Chris Lattner34a84ac2006-10-21 05:34:23 +0000[diff] [blame]2665 assert((Cond.size() == 1 || Cond.size() == 0) &&
2666 "X86 branch conditions have one component!");
2667
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2668 if (Cond.empty()) {
2669 // Unconditional branch?
2670 assert(!FBB && "Unconditional branch with multiple successors!");
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2671 BuildMI(&MBB, DL, get(X86::JMP_4)).addMBB(TBB);
Evan Cheng6ae36262007-05-18 00:18:17 +0000[diff] [blame]2672 return 1;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2673 }
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2674
2675 // Conditional branch.
2676 unsigned Count = 0;
2677 X86::CondCode CC = (X86::CondCode)Cond[0].getImm();
2678 switch (CC) {
2679 case X86::COND_NP_OR_E:
2680 // Synthesize NP_OR_E with two branches.
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2681 BuildMI(&MBB, DL, get(X86::JNP_4)).addMBB(TBB);
Bill Wendling18ce64e2010-03-05 00:33:59 +0000[diff] [blame]2682 ++Count;
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2683 BuildMI(&MBB, DL, get(X86::JE_4)).addMBB(TBB);
Bill Wendling18ce64e2010-03-05 00:33:59 +0000[diff] [blame]2684 ++Count;
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2685 break;
2686 case X86::COND_NE_OR_P:
2687 // Synthesize NE_OR_P with two branches.
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2688 BuildMI(&MBB, DL, get(X86::JNE_4)).addMBB(TBB);
Bill Wendling18ce64e2010-03-05 00:33:59 +0000[diff] [blame]2689 ++Count;
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2690 BuildMI(&MBB, DL, get(X86::JP_4)).addMBB(TBB);
Bill Wendling18ce64e2010-03-05 00:33:59 +0000[diff] [blame]2691 ++Count;
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2692 break;
Bill Wendling18ce64e2010-03-05 00:33:59 +0000[diff] [blame]2693 default: {
2694 unsigned Opc = GetCondBranchFromCond(CC);
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2695 BuildMI(&MBB, DL, get(Opc)).addMBB(TBB);
Bill Wendling18ce64e2010-03-05 00:33:59 +0000[diff] [blame]2696 ++Count;
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2697 }
Bill Wendling18ce64e2010-03-05 00:33:59 +0000[diff] [blame]2698 }
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2699 if (FBB) {
2700 // Two-way Conditional branch. Insert the second branch.
Stuart Hastings3bf91252010-06-17 22:43:56 +0000[diff] [blame]2701 BuildMI(&MBB, DL, get(X86::JMP_4)).addMBB(FBB);
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]2702 ++Count;
2703 }
2704 return Count;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]2705}
2706
Jakob Stoklund Olesen59bde4d2012-07-04 00:09:58 +0000[diff] [blame]2707bool X86InstrInfo::
2708canInsertSelect(const MachineBasicBlock &MBB,
2709 const SmallVectorImpl<MachineOperand> &Cond,
2710 unsigned TrueReg, unsigned FalseReg,
2711 int &CondCycles, int &TrueCycles, int &FalseCycles) const {
2712 // Not all subtargets have cmov instructions.
2713 if (!TM.getSubtarget<X86Subtarget>().hasCMov())
2714 return false;
2715 if (Cond.size() != 1)
2716 return false;
2717 // We cannot do the composite conditions, at least not in SSA form.
2718 if ((X86::CondCode)Cond[0].getImm() > X86::COND_S)
2719 return false;
2720
2721 // Check register classes.
2722 const MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
2723 const TargetRegisterClass *RC =
2724 RI.getCommonSubClass(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));
2725 if (!RC)
2726 return false;
2727
2728 // We have cmov instructions for 16, 32, and 64 bit general purpose registers.
2729 if (X86::GR16RegClass.hasSubClassEq(RC) ||
2730 X86::GR32RegClass.hasSubClassEq(RC) ||
2731 X86::GR64RegClass.hasSubClassEq(RC)) {
2732 // This latency applies to Pentium M, Merom, Wolfdale, Nehalem, and Sandy
2733 // Bridge. Probably Ivy Bridge as well.
2734 CondCycles = 2;
2735 TrueCycles = 2;
2736 FalseCycles = 2;
2737 return true;
2738 }
2739
2740 // Can't do vectors.
2741 return false;
2742}
2743
2744void X86InstrInfo::insertSelect(MachineBasicBlock &MBB,
2745 MachineBasicBlock::iterator I, DebugLoc DL,
2746 unsigned DstReg,
2747 const SmallVectorImpl<MachineOperand> &Cond,
2748 unsigned TrueReg, unsigned FalseReg) const {
2749 MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
2750 assert(Cond.size() == 1 && "Invalid Cond array");
2751 unsigned Opc = getCMovFromCond((X86::CondCode)Cond[0].getImm(),
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]2752 MRI.getRegClass(DstReg)->getSize(),
2753 false/*HasMemoryOperand*/);
Jakob Stoklund Olesen59bde4d2012-07-04 00:09:58 +0000[diff] [blame]2754 BuildMI(MBB, I, DL, get(Opc), DstReg).addReg(FalseReg).addReg(TrueReg);
2755}
2756
Dan Gohman6d9305c2009-04-15 00:04:23 +0000[diff] [blame]2757/// isHReg - Test if the given register is a physical h register.
2758static bool isHReg(unsigned Reg) {
Dan Gohman4af325d2009-04-27 16:41:36 +0000[diff] [blame]2759 return X86::GR8_ABCD_HRegClass.contains(Reg);
Dan Gohman6d9305c2009-04-15 00:04:23 +0000[diff] [blame]2760}
2761
Anton Korobeynikovc52bedb2010-08-27 14:43:06 +0000[diff] [blame]2762// Try and copy between VR128/VR64 and GR64 registers.
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2763static unsigned CopyToFromAsymmetricReg(unsigned DestReg, unsigned SrcReg,
2764 bool HasAVX) {
Anton Korobeynikovc52bedb2010-08-27 14:43:06 +0000[diff] [blame]2765 // SrcReg(VR128) -> DestReg(GR64)
2766 // SrcReg(VR64) -> DestReg(GR64)
2767 // SrcReg(GR64) -> DestReg(VR128)
2768 // SrcReg(GR64) -> DestReg(VR64)
2769
2770 if (X86::GR64RegClass.contains(DestReg)) {
2771 if (X86::VR128RegClass.contains(SrcReg)) {
2772 // Copy from a VR128 register to a GR64 register.
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2773 return HasAVX ? X86::VMOVPQIto64rr : X86::MOVPQIto64rr;
Anton Korobeynikovc52bedb2010-08-27 14:43:06 +0000[diff] [blame]2774 } else if (X86::VR64RegClass.contains(SrcReg)) {
2775 // Copy from a VR64 register to a GR64 register.
2776 return X86::MOVSDto64rr;
2777 }
2778 } else if (X86::GR64RegClass.contains(SrcReg)) {
2779 // Copy from a GR64 register to a VR128 register.
2780 if (X86::VR128RegClass.contains(DestReg))
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2781 return HasAVX ? X86::VMOV64toPQIrr : X86::MOV64toPQIrr;
Anton Korobeynikovc52bedb2010-08-27 14:43:06 +0000[diff] [blame]2782 // Copy from a GR64 register to a VR64 register.
2783 else if (X86::VR64RegClass.contains(DestReg))
2784 return X86::MOV64toSDrr;
2785 }
2786
Jakob Stoklund Olesen4bd89872011-09-22 22:45:24 +0000[diff] [blame]2787 // SrcReg(FR32) -> DestReg(GR32)
2788 // SrcReg(GR32) -> DestReg(FR32)
2789
2790 if (X86::GR32RegClass.contains(DestReg) && X86::FR32RegClass.contains(SrcReg))
2791 // Copy from a FR32 register to a GR32 register.
2792 return HasAVX ? X86::VMOVSS2DIrr : X86::MOVSS2DIrr;
2793
2794 if (X86::FR32RegClass.contains(DestReg) && X86::GR32RegClass.contains(SrcReg))
2795 // Copy from a GR32 register to a FR32 register.
2796 return HasAVX ? X86::VMOVDI2SSrr : X86::MOVDI2SSrr;
2797
Anton Korobeynikovc52bedb2010-08-27 14:43:06 +0000[diff] [blame]2798 return 0;
2799}
2800
Jakob Stoklund Olesen320bdcb2010-07-08 19:46:25 +0000[diff] [blame]2801void X86InstrInfo::copyPhysReg(MachineBasicBlock &MBB,
2802 MachineBasicBlock::iterator MI, DebugLoc DL,
2803 unsigned DestReg, unsigned SrcReg,
2804 bool KillSrc) const {
2805 // First deal with the normal symmetric copies.
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2806 bool HasAVX = TM.getSubtarget<X86Subtarget>().hasAVX();
Jakob Stoklund Olesen320bdcb2010-07-08 19:46:25 +0000[diff] [blame]2807 unsigned Opc = 0;
2808 if (X86::GR64RegClass.contains(DestReg, SrcReg))
2809 Opc = X86::MOV64rr;
2810 else if (X86::GR32RegClass.contains(DestReg, SrcReg))
2811 Opc = X86::MOV32rr;
2812 else if (X86::GR16RegClass.contains(DestReg, SrcReg))
2813 Opc = X86::MOV16rr;
2814 else if (X86::GR8RegClass.contains(DestReg, SrcReg)) {
2815 // Copying to or from a physical H register on x86-64 requires a NOREX
2816 // move. Otherwise use a normal move.
2817 if ((isHReg(DestReg) || isHReg(SrcReg)) &&
Jakob Stoklund Olesenb66f1842011-10-07 20:15:54 +0000[diff] [blame]2818 TM.getSubtarget<X86Subtarget>().is64Bit()) {
Jakob Stoklund Olesen320bdcb2010-07-08 19:46:25 +0000[diff] [blame]2819 Opc = X86::MOV8rr_NOREX;
Jakob Stoklund Olesenb66f1842011-10-07 20:15:54 +0000[diff] [blame]2820 // Both operands must be encodable without an REX prefix.
2821 assert(X86::GR8_NOREXRegClass.contains(SrcReg, DestReg) &&
2822 "8-bit H register can not be copied outside GR8_NOREX");
2823 } else
Jakob Stoklund Olesen320bdcb2010-07-08 19:46:25 +0000[diff] [blame]2824 Opc = X86::MOV8rr;
2825 } else if (X86::VR128RegClass.contains(DestReg, SrcReg))
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2826 Opc = HasAVX ? X86::VMOVAPSrr : X86::MOVAPSrr;
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]2827 else if (X86::VR256RegClass.contains(DestReg, SrcReg))
2828 Opc = X86::VMOVAPSYrr;
Jakob Stoklund Olesen61c8ecc2010-07-08 22:30:35 +0000[diff] [blame]2829 else if (X86::VR64RegClass.contains(DestReg, SrcReg))
2830 Opc = X86::MMX_MOVQ64rr;
Anton Korobeynikovc52bedb2010-08-27 14:43:06 +0000[diff] [blame]2831 else
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2832 Opc = CopyToFromAsymmetricReg(DestReg, SrcReg, HasAVX);
Jakob Stoklund Olesen320bdcb2010-07-08 19:46:25 +0000[diff] [blame]2833
2834 if (Opc) {
2835 BuildMI(MBB, MI, DL, get(Opc), DestReg)
2836 .addReg(SrcReg, getKillRegState(KillSrc));
2837 return;
2838 }
2839
2840 // Moving EFLAGS to / from another register requires a push and a pop.
2841 if (SrcReg == X86::EFLAGS) {
2842 if (X86::GR64RegClass.contains(DestReg)) {
2843 BuildMI(MBB, MI, DL, get(X86::PUSHF64));
2844 BuildMI(MBB, MI, DL, get(X86::POP64r), DestReg);
2845 return;
2846 } else if (X86::GR32RegClass.contains(DestReg)) {
2847 BuildMI(MBB, MI, DL, get(X86::PUSHF32));
2848 BuildMI(MBB, MI, DL, get(X86::POP32r), DestReg);
2849 return;
2850 }
2851 }
2852 if (DestReg == X86::EFLAGS) {
2853 if (X86::GR64RegClass.contains(SrcReg)) {
2854 BuildMI(MBB, MI, DL, get(X86::PUSH64r))
2855 .addReg(SrcReg, getKillRegState(KillSrc));
2856 BuildMI(MBB, MI, DL, get(X86::POPF64));
2857 return;
2858 } else if (X86::GR32RegClass.contains(SrcReg)) {
2859 BuildMI(MBB, MI, DL, get(X86::PUSH32r))
2860 .addReg(SrcReg, getKillRegState(KillSrc));
2861 BuildMI(MBB, MI, DL, get(X86::POPF32));
2862 return;
2863 }
2864 }
2865
2866 DEBUG(dbgs() << "Cannot copy " << RI.getName(SrcReg)
2867 << " to " << RI.getName(DestReg) << '\n');
2868 llvm_unreachable("Cannot emit physreg copy instruction");
2869}
2870
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2871static unsigned getLoadStoreRegOpcode(unsigned Reg,
2872 const TargetRegisterClass *RC,
2873 bool isStackAligned,
2874 const TargetMachine &TM,
2875 bool load) {
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2876 bool HasAVX = TM.getSubtarget<X86Subtarget>().hasAVX();
Jakob Stoklund Olesen1f9a09c2011-06-01 15:32:10 +0000[diff] [blame]2877 switch (RC->getSize()) {
Rafael Espindola5a717a32010-07-12 03:43:04 +0000[diff] [blame]2878 default:
Jakob Stoklund Olesen1f9a09c2011-06-01 15:32:10 +0000[diff] [blame]2879 llvm_unreachable("Unknown spill size");
2880 case 1:
2881 assert(X86::GR8RegClass.hasSubClassEq(RC) && "Unknown 1-byte regclass");
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2882 if (TM.getSubtarget<X86Subtarget>().is64Bit())
Jakob Stoklund Olesen1f9a09c2011-06-01 15:32:10 +0000[diff] [blame]2883 // Copying to or from a physical H register on x86-64 requires a NOREX
2884 // move. Otherwise use a normal move.
2885 if (isHReg(Reg) || X86::GR8_ABCD_HRegClass.hasSubClassEq(RC))
2886 return load ? X86::MOV8rm_NOREX : X86::MOV8mr_NOREX;
2887 return load ? X86::MOV8rm : X86::MOV8mr;
2888 case 2:
2889 assert(X86::GR16RegClass.hasSubClassEq(RC) && "Unknown 2-byte regclass");
2890 return load ? X86::MOV16rm : X86::MOV16mr;
2891 case 4:
2892 if (X86::GR32RegClass.hasSubClassEq(RC))
2893 return load ? X86::MOV32rm : X86::MOV32mr;
2894 if (X86::FR32RegClass.hasSubClassEq(RC))
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2895 return load ?
2896 (HasAVX ? X86::VMOVSSrm : X86::MOVSSrm) :
2897 (HasAVX ? X86::VMOVSSmr : X86::MOVSSmr);
Jakob Stoklund Olesen1f9a09c2011-06-01 15:32:10 +0000[diff] [blame]2898 if (X86::RFP32RegClass.hasSubClassEq(RC))
2899 return load ? X86::LD_Fp32m : X86::ST_Fp32m;
2900 llvm_unreachable("Unknown 4-byte regclass");
2901 case 8:
2902 if (X86::GR64RegClass.hasSubClassEq(RC))
2903 return load ? X86::MOV64rm : X86::MOV64mr;
2904 if (X86::FR64RegClass.hasSubClassEq(RC))
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2905 return load ?
2906 (HasAVX ? X86::VMOVSDrm : X86::MOVSDrm) :
2907 (HasAVX ? X86::VMOVSDmr : X86::MOVSDmr);
Jakob Stoklund Olesen1f9a09c2011-06-01 15:32:10 +0000[diff] [blame]2908 if (X86::VR64RegClass.hasSubClassEq(RC))
2909 return load ? X86::MMX_MOVQ64rm : X86::MMX_MOVQ64mr;
2910 if (X86::RFP64RegClass.hasSubClassEq(RC))
2911 return load ? X86::LD_Fp64m : X86::ST_Fp64m;
2912 llvm_unreachable("Unknown 8-byte regclass");
2913 case 10:
2914 assert(X86::RFP80RegClass.hasSubClassEq(RC) && "Unknown 10-byte regclass");
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2915 return load ? X86::LD_Fp80m : X86::ST_FpP80m;
Bruno Cardoso Lopes5affa512011-08-31 03:04:09 +0000[diff] [blame]2916 case 16: {
Jakob Stoklund Olesen1f9a09c2011-06-01 15:32:10 +0000[diff] [blame]2917 assert(X86::VR128RegClass.hasSubClassEq(RC) && "Unknown 16-byte regclass");
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2918 // If stack is realigned we can use aligned stores.
2919 if (isStackAligned)
Bruno Cardoso Lopes5affa512011-08-31 03:04:09 +0000[diff] [blame]2920 return load ?
2921 (HasAVX ? X86::VMOVAPSrm : X86::MOVAPSrm) :
2922 (HasAVX ? X86::VMOVAPSmr : X86::MOVAPSmr);
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2923 else
Bruno Cardoso Lopes5affa512011-08-31 03:04:09 +0000[diff] [blame]2924 return load ?
2925 (HasAVX ? X86::VMOVUPSrm : X86::MOVUPSrm) :
2926 (HasAVX ? X86::VMOVUPSmr : X86::MOVUPSmr);
2927 }
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]2928 case 32:
2929 assert(X86::VR256RegClass.hasSubClassEq(RC) && "Unknown 32-byte regclass");
2930 // If stack is realigned we can use aligned stores.
2931 if (isStackAligned)
2932 return load ? X86::VMOVAPSYrm : X86::VMOVAPSYmr;
2933 else
2934 return load ? X86::VMOVUPSYrm : X86::VMOVUPSYmr;
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2935 }
2936}
2937
Dan Gohman4af325d2009-04-27 16:41:36 +0000[diff] [blame]2938static unsigned getStoreRegOpcode(unsigned SrcReg,
2939 const TargetRegisterClass *RC,
2940 bool isStackAligned,
2941 TargetMachine &TM) {
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2942 return getLoadStoreRegOpcode(SrcReg, RC, isStackAligned, TM, false);
2943}
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]2944
Rafael Espindola21d238f2010-06-12 20:13:29 +0000[diff] [blame]2945
2946static unsigned getLoadRegOpcode(unsigned DestReg,
2947 const TargetRegisterClass *RC,
2948 bool isStackAligned,
2949 const TargetMachine &TM) {
2950 return getLoadStoreRegOpcode(DestReg, RC, isStackAligned, TM, true);
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]2951}
2952
2953void X86InstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
2954 MachineBasicBlock::iterator MI,
2955 unsigned SrcReg, bool isKill, int FrameIdx,
Evan Cheng746ad692010-05-06 19:06:44 +0000[diff] [blame]2956 const TargetRegisterClass *RC,
2957 const TargetRegisterInfo *TRI) const {
Anton Korobeynikov88bbf692008-07-19 06:30:51 +0000[diff] [blame]2958 const MachineFunction &MF = *MBB.getParent();
Jakob Stoklund Olesen516cd452010-07-27 04:16:58 +0000[diff] [blame]2959 assert(MF.getFrameInfo()->getObjectSize(FrameIdx) >= RC->getSize() &&
2960 "Stack slot too small for store");
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2961 unsigned Alignment = RC->getSize() == 32 ? 32 : 16;
2962 bool isAligned = (TM.getFrameLowering()->getStackAlignment() >= Alignment) ||
Evan Cheng2fa82bc2011-06-23 01:53:43 +0000[diff] [blame]2963 RI.canRealignStack(MF);
Dan Gohman4af325d2009-04-27 16:41:36 +0000[diff] [blame]2964 unsigned Opc = getStoreRegOpcode(SrcReg, RC, isAligned, TM);
Dale Johannesen6ec25f52010-01-26 00:03:12 +0000[diff] [blame]2965 DebugLoc DL = MBB.findDebugLoc(MI);
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]2966 addFrameReference(BuildMI(MBB, MI, DL, get(Opc)), FrameIdx)
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]2967 .addReg(SrcReg, getKillRegState(isKill));
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]2968}
2969
2970void X86InstrInfo::storeRegToAddr(MachineFunction &MF, unsigned SrcReg,
2971 bool isKill,
2972 SmallVectorImpl<MachineOperand> &Addr,
2973 const TargetRegisterClass *RC,
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]2974 MachineInstr::mmo_iterator MMOBegin,
2975 MachineInstr::mmo_iterator MMOEnd,
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]2976 SmallVectorImpl<MachineInstr*> &NewMIs) const {
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2977 unsigned Alignment = RC->getSize() == 32 ? 32 : 16;
2978 bool isAligned = MMOBegin != MMOEnd &&
2979 (*MMOBegin)->getAlignment() >= Alignment;
Dan Gohman4af325d2009-04-27 16:41:36 +0000[diff] [blame]2980 unsigned Opc = getStoreRegOpcode(SrcReg, RC, isAligned, TM);
Chris Lattnerc7f3ace2010-04-02 20:16:16 +0000[diff] [blame]2981 DebugLoc DL;
Dale Johannesen21b55412009-02-12 23:08:38 +0000[diff] [blame]2982 MachineInstrBuilder MIB = BuildMI(MF, DL, get(Opc));
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]2983 for (unsigned i = 0, e = Addr.size(); i != e; ++i)
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]2984 MIB.addOperand(Addr[i]);
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]2985 MIB.addReg(SrcReg, getKillRegState(isKill));
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]2986 (*MIB).setMemRefs(MMOBegin, MMOEnd);
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]2987 NewMIs.push_back(MIB);
2988}
2989
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]2990
2991void X86InstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
Anton Korobeynikov88bbf692008-07-19 06:30:51 +0000[diff] [blame]2992 MachineBasicBlock::iterator MI,
2993 unsigned DestReg, int FrameIdx,
Evan Cheng746ad692010-05-06 19:06:44 +0000[diff] [blame]2994 const TargetRegisterClass *RC,
2995 const TargetRegisterInfo *TRI) const {
Anton Korobeynikov88bbf692008-07-19 06:30:51 +0000[diff] [blame]2996 const MachineFunction &MF = *MBB.getParent();
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]2997 unsigned Alignment = RC->getSize() == 32 ? 32 : 16;
2998 bool isAligned = (TM.getFrameLowering()->getStackAlignment() >= Alignment) ||
Evan Cheng2fa82bc2011-06-23 01:53:43 +0000[diff] [blame]2999 RI.canRealignStack(MF);
Dan Gohman4af325d2009-04-27 16:41:36 +0000[diff] [blame]3000 unsigned Opc = getLoadRegOpcode(DestReg, RC, isAligned, TM);
Dale Johannesen6ec25f52010-01-26 00:03:12 +0000[diff] [blame]3001 DebugLoc DL = MBB.findDebugLoc(MI);
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]3002 addFrameReference(BuildMI(MBB, MI, DL, get(Opc), DestReg), FrameIdx);
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]3003}
3004
3005void X86InstrInfo::loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]3006 SmallVectorImpl<MachineOperand> &Addr,
3007 const TargetRegisterClass *RC,
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]3008 MachineInstr::mmo_iterator MMOBegin,
3009 MachineInstr::mmo_iterator MMOEnd,
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]3010 SmallVectorImpl<MachineInstr*> &NewMIs) const {
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]3011 unsigned Alignment = RC->getSize() == 32 ? 32 : 16;
3012 bool isAligned = MMOBegin != MMOEnd &&
3013 (*MMOBegin)->getAlignment() >= Alignment;
Dan Gohman4af325d2009-04-27 16:41:36 +0000[diff] [blame]3014 unsigned Opc = getLoadRegOpcode(DestReg, RC, isAligned, TM);
Chris Lattnerc7f3ace2010-04-02 20:16:16 +0000[diff] [blame]3015 DebugLoc DL;
Dale Johannesen21b55412009-02-12 23:08:38 +0000[diff] [blame]3016 MachineInstrBuilder MIB = BuildMI(MF, DL, get(Opc), DestReg);
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]3017 for (unsigned i = 0, e = Addr.size(); i != e; ++i)
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3018 MIB.addOperand(Addr[i]);
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]3019 (*MIB).setMemRefs(MMOBegin, MMOEnd);
Owen Andersonf6372aa2008-01-01 21:11:32 +0000[diff] [blame]3020 NewMIs.push_back(MIB);
3021}
3022
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3023bool X86InstrInfo::
3024analyzeCompare(const MachineInstr *MI, unsigned &SrcReg, unsigned &SrcReg2,
3025 int &CmpMask, int &CmpValue) const {
3026 switch (MI->getOpcode()) {
3027 default: break;
3028 case X86::CMP64ri32:
3029 case X86::CMP64ri8:
3030 case X86::CMP32ri:
3031 case X86::CMP32ri8:
3032 case X86::CMP16ri:
3033 case X86::CMP16ri8:
3034 case X86::CMP8ri:
3035 SrcReg = MI->getOperand(0).getReg();
3036 SrcReg2 = 0;
3037 CmpMask = ~0;
3038 CmpValue = MI->getOperand(1).getImm();
3039 return true;
3040 case X86::CMP64rr:
3041 case X86::CMP32rr:
3042 case X86::CMP16rr:
3043 case X86::CMP8rr:
3044 SrcReg = MI->getOperand(0).getReg();
3045 SrcReg2 = MI->getOperand(1).getReg();
3046 CmpMask = ~0;
3047 CmpValue = 0;
3048 return true;
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3049 case X86::TEST8rr:
3050 case X86::TEST16rr:
3051 case X86::TEST32rr:
3052 case X86::TEST64rr:
3053 SrcReg = MI->getOperand(0).getReg();
3054 if (MI->getOperand(1).getReg() != SrcReg) return false;
3055 // Compare against zero.
3056 SrcReg2 = 0;
3057 CmpMask = ~0;
3058 CmpValue = 0;
3059 return true;
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3060 }
3061 return false;
3062}
3063
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3064/// isRedundantFlagInstr - check whether the first instruction, whose only
3065/// purpose is to update flags, can be made redundant.
3066/// CMPrr can be made redundant by SUBrr if the operands are the same.
3067/// This function can be extended later on.
3068/// SrcReg, SrcRegs: register operands for FlagI.
3069/// ImmValue: immediate for FlagI if it takes an immediate.
3070inline static bool isRedundantFlagInstr(MachineInstr *FlagI, unsigned SrcReg,
3071 unsigned SrcReg2, int ImmValue,
3072 MachineInstr *OI) {
3073 if (((FlagI->getOpcode() == X86::CMP64rr &&
3074 OI->getOpcode() == X86::SUB64rr) ||
3075 (FlagI->getOpcode() == X86::CMP32rr &&
3076 OI->getOpcode() == X86::SUB32rr)||
3077 (FlagI->getOpcode() == X86::CMP16rr &&
3078 OI->getOpcode() == X86::SUB16rr)||
3079 (FlagI->getOpcode() == X86::CMP8rr &&
3080 OI->getOpcode() == X86::SUB8rr)) &&
3081 ((OI->getOperand(1).getReg() == SrcReg &&
3082 OI->getOperand(2).getReg() == SrcReg2) ||
3083 (OI->getOperand(1).getReg() == SrcReg2 &&
3084 OI->getOperand(2).getReg() == SrcReg)))
3085 return true;
3086
3087 if (((FlagI->getOpcode() == X86::CMP64ri32 &&
3088 OI->getOpcode() == X86::SUB64ri32) ||
3089 (FlagI->getOpcode() == X86::CMP64ri8 &&
3090 OI->getOpcode() == X86::SUB64ri8) ||
3091 (FlagI->getOpcode() == X86::CMP32ri &&
3092 OI->getOpcode() == X86::SUB32ri) ||
3093 (FlagI->getOpcode() == X86::CMP32ri8 &&
3094 OI->getOpcode() == X86::SUB32ri8) ||
3095 (FlagI->getOpcode() == X86::CMP16ri &&
3096 OI->getOpcode() == X86::SUB16ri) ||
3097 (FlagI->getOpcode() == X86::CMP16ri8 &&
3098 OI->getOpcode() == X86::SUB16ri8) ||
3099 (FlagI->getOpcode() == X86::CMP8ri &&
3100 OI->getOpcode() == X86::SUB8ri)) &&
3101 OI->getOperand(1).getReg() == SrcReg &&
3102 OI->getOperand(2).getImm() == ImmValue)
3103 return true;
3104 return false;
3105}
3106
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3107/// isDefConvertible - check whether the definition can be converted
3108/// to remove a comparison against zero.
3109inline static bool isDefConvertible(MachineInstr *MI) {
3110 switch (MI->getOpcode()) {
3111 default: return false;
3112 case X86::SUB64ri32: case X86::SUB64ri8: case X86::SUB32ri:
3113 case X86::SUB32ri8: case X86::SUB16ri: case X86::SUB16ri8:
3114 case X86::SUB8ri: case X86::SUB64rr: case X86::SUB32rr:
3115 case X86::SUB16rr: case X86::SUB8rr: case X86::SUB64rm:
3116 case X86::SUB32rm: case X86::SUB16rm: case X86::SUB8rm:
3117 case X86::ADD64ri32: case X86::ADD64ri8: case X86::ADD32ri:
3118 case X86::ADD32ri8: case X86::ADD16ri: case X86::ADD16ri8:
3119 case X86::ADD8ri: case X86::ADD64rr: case X86::ADD32rr:
3120 case X86::ADD16rr: case X86::ADD8rr: case X86::ADD64rm:
3121 case X86::ADD32rm: case X86::ADD16rm: case X86::ADD8rm:
3122 case X86::AND64ri32: case X86::AND64ri8: case X86::AND32ri:
3123 case X86::AND32ri8: case X86::AND16ri: case X86::AND16ri8:
3124 case X86::AND8ri: case X86::AND64rr: case X86::AND32rr:
3125 case X86::AND16rr: case X86::AND8rr: case X86::AND64rm:
3126 case X86::AND32rm: case X86::AND16rm: case X86::AND8rm:
3127 case X86::XOR64ri32: case X86::XOR64ri8: case X86::XOR32ri:
3128 case X86::XOR32ri8: case X86::XOR16ri: case X86::XOR16ri8:
3129 case X86::XOR8ri: case X86::XOR64rr: case X86::XOR32rr:
3130 case X86::XOR16rr: case X86::XOR8rr: case X86::XOR64rm:
3131 case X86::XOR32rm: case X86::XOR16rm: case X86::XOR8rm:
3132 case X86::OR64ri32: case X86::OR64ri8: case X86::OR32ri:
3133 case X86::OR32ri8: case X86::OR16ri: case X86::OR16ri8:
3134 case X86::OR8ri: case X86::OR64rr: case X86::OR32rr:
3135 case X86::OR16rr: case X86::OR8rr: case X86::OR64rm:
3136 case X86::OR32rm: case X86::OR16rm: case X86::OR8rm:
3137 return true;
3138 }
3139}
3140
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3141/// optimizeCompareInstr - Check if there exists an earlier instruction that
3142/// operates on the same source operands and sets flags in the same way as
3143/// Compare; remove Compare if possible.
3144bool X86InstrInfo::
3145optimizeCompareInstr(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2,
3146 int CmpMask, int CmpValue,
3147 const MachineRegisterInfo *MRI) const {
3148 // Get the unique definition of SrcReg.
3149 MachineInstr *MI = MRI->getUniqueVRegDef(SrcReg);
3150 if (!MI) return false;
3151
3152 // CmpInstr is the first instruction of the BB.
3153 MachineBasicBlock::iterator I = CmpInstr, Def = MI;
3154
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3155 // If we are comparing against zero, check whether we can use MI to update
3156 // EFLAGS. If MI is not in the same BB as CmpInstr, do not optimize.
3157 bool IsCmpZero = (SrcReg2 == 0 && CmpValue == 0);
3158 if (IsCmpZero && (MI->getParent() != CmpInstr->getParent() ||
3159 !isDefConvertible(MI)))
3160 return false;
3161
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3162 // We are searching for an earlier instruction that can make CmpInstr
3163 // redundant and that instruction will be saved in Sub.
3164 MachineInstr *Sub = NULL;
3165 const TargetRegisterInfo *TRI = &getRegisterInfo();
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]3166
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3167 // We iterate backward, starting from the instruction before CmpInstr and
3168 // stop when reaching the definition of a source register or done with the BB.
3169 // RI points to the instruction before CmpInstr.
3170 // If the definition is in this basic block, RE points to the definition;
3171 // otherwise, RE is the rend of the basic block.
3172 MachineBasicBlock::reverse_iterator
3173 RI = MachineBasicBlock::reverse_iterator(I),
3174 RE = CmpInstr->getParent() == MI->getParent() ?
3175 MachineBasicBlock::reverse_iterator(++Def) /* points to MI */ :
3176 CmpInstr->getParent()->rend();
Manman Ren84ae7e92012-07-11 19:35:12 +0000[diff] [blame]3177 MachineInstr *Movr0Inst = 0;
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3178 for (; RI != RE; ++RI) {
3179 MachineInstr *Instr = &*RI;
3180 // Check whether CmpInstr can be made redundant by the current instruction.
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3181 if (!IsCmpZero &&
3182 isRedundantFlagInstr(CmpInstr, SrcReg, SrcReg2, CmpValue, Instr)) {
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3183 Sub = Instr;
3184 break;
3185 }
3186
3187 if (Instr->modifiesRegister(X86::EFLAGS, TRI) ||
Manman Ren84ae7e92012-07-11 19:35:12 +0000[diff] [blame]3188 Instr->readsRegister(X86::EFLAGS, TRI)) {
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3189 // This instruction modifies or uses EFLAGS.
Manman Ren84ae7e92012-07-11 19:35:12 +0000[diff] [blame]3190
3191 // MOV32r0 etc. are implemented with xor which clobbers condition code.
3192 // They are safe to move up, if the definition to EFLAGS is dead and
3193 // earlier instructions do not read or write EFLAGS.
3194 if (!Movr0Inst && (Instr->getOpcode() == X86::MOV8r0 ||
3195 Instr->getOpcode() == X86::MOV16r0 ||
3196 Instr->getOpcode() == X86::MOV32r0 ||
3197 Instr->getOpcode() == X86::MOV64r0) &&
3198 Instr->registerDefIsDead(X86::EFLAGS, TRI)) {
3199 Movr0Inst = Instr;
3200 continue;
3201 }
3202
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3203 // We can't remove CmpInstr.
3204 return false;
Manman Ren84ae7e92012-07-11 19:35:12 +0000[diff] [blame]3205 }
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3206 }
3207
3208 // Return false if no candidates exist.
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3209 if (!IsCmpZero && !Sub)
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3210 return false;
3211
Manman Ren2d4215f2012-07-07 03:34:46 +0000[diff] [blame]3212 bool IsSwapped = (SrcReg2 != 0 && Sub->getOperand(1).getReg() == SrcReg2 &&
3213 Sub->getOperand(2).getReg() == SrcReg);
3214
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3215 // Scan forward from the instruction after CmpInstr for uses of EFLAGS.
Manman Ren2d4215f2012-07-07 03:34:46 +0000[diff] [blame]3216 // It is safe to remove CmpInstr if EFLAGS is redefined or killed.
3217 // If we are done with the basic block, we need to check whether EFLAGS is
3218 // live-out.
3219 bool IsSafe = false;
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3220 SmallVector<std::pair<MachineInstr*, unsigned /*NewOpc*/>, 4> OpsToUpdate;
3221 MachineBasicBlock::iterator E = CmpInstr->getParent()->end();
3222 for (++I; I != E; ++I) {
3223 const MachineInstr &Instr = *I;
Manman Ren2d4215f2012-07-07 03:34:46 +0000[diff] [blame]3224 if (Instr.modifiesRegister(X86::EFLAGS, TRI)) {
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3225 // It is safe to remove CmpInstr if EFLAGS is updated again.
Manman Ren2d4215f2012-07-07 03:34:46 +0000[diff] [blame]3226 IsSafe = true;
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3227 break;
Manman Ren2d4215f2012-07-07 03:34:46 +0000[diff] [blame]3228 }
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3229 if (!Instr.readsRegister(X86::EFLAGS, TRI))
3230 continue;
3231
3232 // EFLAGS is used by this instruction.
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3233 X86::CondCode OldCC;
3234 bool OpcIsSET = false;
3235 if (IsCmpZero || IsSwapped) {
3236 // We decode the condition code from opcode.
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]3237 if (Instr.isBranch())
3238 OldCC = getCondFromBranchOpc(Instr.getOpcode());
3239 else {
3240 OldCC = getCondFromSETOpc(Instr.getOpcode());
3241 if (OldCC != X86::COND_INVALID)
3242 OpcIsSET = true;
3243 else
3244 OldCC = getCondFromCMovOpc(Instr.getOpcode());
3245 }
3246 if (OldCC == X86::COND_INVALID) return false;
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3247 }
3248 if (IsCmpZero) {
3249 switch (OldCC) {
3250 default: break;
3251 case X86::COND_A: case X86::COND_AE:
3252 case X86::COND_B: case X86::COND_BE:
3253 case X86::COND_G: case X86::COND_GE:
3254 case X86::COND_L: case X86::COND_LE:
3255 case X86::COND_O: case X86::COND_NO:
3256 // CF and OF are used, we can't perform this optimization.
3257 return false;
3258 }
3259 } else if (IsSwapped) {
3260 // If we have SUB(r1, r2) and CMP(r2, r1), the condition code needs
3261 // to be changed from r2 > r1 to r1 < r2, from r2 < r1 to r1 > r2, etc.
3262 // We swap the condition code and synthesize the new opcode.
Manman Ren62093642012-07-09 18:57:12 +0000[diff] [blame]3263 X86::CondCode NewCC = getSwappedCondition(OldCC);
3264 if (NewCC == X86::COND_INVALID) return false;
3265
3266 // Synthesize the new opcode.
3267 bool HasMemoryOperand = Instr.hasOneMemOperand();
3268 unsigned NewOpc;
3269 if (Instr.isBranch())
3270 NewOpc = GetCondBranchFromCond(NewCC);
3271 else if(OpcIsSET)
3272 NewOpc = getSETFromCond(NewCC, HasMemoryOperand);
3273 else {
3274 unsigned DstReg = Instr.getOperand(0).getReg();
3275 NewOpc = getCMovFromCond(NewCC, MRI->getRegClass(DstReg)->getSize(),
3276 HasMemoryOperand);
3277 }
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3278
3279 // Push the MachineInstr to OpsToUpdate.
3280 // If it is safe to remove CmpInstr, the condition code of these
3281 // instructions will be modified.
3282 OpsToUpdate.push_back(std::make_pair(&*I, NewOpc));
3283 }
Manman Ren2d4215f2012-07-07 03:34:46 +0000[diff] [blame]3284 if (Instr.killsRegister(X86::EFLAGS, TRI)) {
3285 IsSafe = true;
3286 break;
3287 }
3288 }
3289
3290 // If EFLAGS is not killed nor re-defined, we should check whether it is
3291 // live-out. If it is live-out, do not optimize.
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3292 if ((IsCmpZero || IsSwapped) && !IsSafe) {
Manman Ren2d4215f2012-07-07 03:34:46 +0000[diff] [blame]3293 MachineBasicBlock *MBB = CmpInstr->getParent();
3294 for (MachineBasicBlock::succ_iterator SI = MBB->succ_begin(),
3295 SE = MBB->succ_end(); SI != SE; ++SI)
3296 if ((*SI)->isLiveIn(X86::EFLAGS))
3297 return false;
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3298 }
3299
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3300 // The instruction to be updated is either Sub or MI.
3301 Sub = IsCmpZero ? MI : Sub;
Manman Ren84ae7e92012-07-11 19:35:12 +0000[diff] [blame]3302 // Move Movr0Inst to the place right before Sub.
3303 if (Movr0Inst) {
3304 Sub->getParent()->remove(Movr0Inst);
3305 Sub->getParent()->insert(MachineBasicBlock::iterator(Sub), Movr0Inst);
3306 }
3307
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3308 // Make sure Sub instruction defines EFLAGS.
Manman Ren62a89f52012-07-18 21:40:01 +0000[diff] [blame]3309 assert(Sub->getNumOperands() >= 2 &&
3310 Sub->getOperand(Sub->getNumOperands()-1).isReg() &&
3311 Sub->getOperand(Sub->getNumOperands()-1).getReg() == X86::EFLAGS &&
3312 "EFLAGS should be the last operand of SUB, ADD, OR, XOR, AND");
3313 Sub->getOperand(Sub->getNumOperands()-1).setIsDef(true);
Manman Ren2af66dc2012-07-06 17:36:20 +0000[diff] [blame]3314 CmpInstr->eraseFromParent();
3315
3316 // Modify the condition code of instructions in OpsToUpdate.
3317 for (unsigned i = 0, e = OpsToUpdate.size(); i < e; i++)
3318 OpsToUpdate[i].first->setDesc(get(OpsToUpdate[i].second));
3319 return true;
3320}
3321
Jakob Stoklund Olesen92fb79b2011-09-29 05:10:54 +0000[diff] [blame]3322/// Expand2AddrUndef - Expand a single-def pseudo instruction to a two-addr
3323/// instruction with two undef reads of the register being defined. This is
3324/// used for mapping:
3325/// %xmm4 = V_SET0
3326/// to:
3327/// %xmm4 = PXORrr %xmm4<undef>, %xmm4<undef>
3328///
3329static bool Expand2AddrUndef(MachineInstr *MI, const MCInstrDesc &Desc) {
3330 assert(Desc.getNumOperands() == 3 && "Expected two-addr instruction.");
3331 unsigned Reg = MI->getOperand(0).getReg();
3332 MI->setDesc(Desc);
3333
3334 // MachineInstr::addOperand() will insert explicit operands before any
3335 // implicit operands.
3336 MachineInstrBuilder(MI).addReg(Reg, RegState::Undef)
3337 .addReg(Reg, RegState::Undef);
3338 // But we don't trust that.
3339 assert(MI->getOperand(1).getReg() == Reg &&
3340 MI->getOperand(2).getReg() == Reg && "Misplaced operand");
3341 return true;
3342}
3343
3344bool X86InstrInfo::expandPostRAPseudo(MachineBasicBlock::iterator MI) const {
3345 bool HasAVX = TM.getSubtarget<X86Subtarget>().hasAVX();
3346 switch (MI->getOpcode()) {
3347 case X86::V_SET0:
Jakob Stoklund Olesen0edd83b2011-11-29 22:27:25 +0000[diff] [blame]3348 case X86::FsFLD0SS:
3349 case X86::FsFLD0SD:
Jakob Stoklund Olesen3e5d5c52011-11-07 19:15:58 +0000[diff] [blame]3350 return Expand2AddrUndef(MI, get(HasAVX ? X86::VXORPSrr : X86::XORPSrr));
Jakob Stoklund Olesened744822011-10-08 18:28:28 +0000[diff] [blame]3351 case X86::TEST8ri_NOREX:
3352 MI->setDesc(get(X86::TEST8ri));
3353 return true;
Jakob Stoklund Olesen92fb79b2011-09-29 05:10:54 +0000[diff] [blame]3354 }
3355 return false;
3356}
3357
Evan Cheng962021b2010-04-26 07:38:55 +0000[diff] [blame]3358MachineInstr*
3359X86InstrInfo::emitFrameIndexDebugValue(MachineFunction &MF,
Evan Cheng8601a3d2010-04-29 01:13:30 +0000[diff] [blame]3360 int FrameIx, uint64_t Offset,
Evan Cheng962021b2010-04-26 07:38:55 +0000[diff] [blame]3361 const MDNode *MDPtr,
3362 DebugLoc DL) const {
Evan Cheng962021b2010-04-26 07:38:55 +0000[diff] [blame]3363 X86AddressMode AM;
3364 AM.BaseType = X86AddressMode::FrameIndexBase;
3365 AM.Base.FrameIndex = FrameIx;
3366 MachineInstrBuilder MIB = BuildMI(MF, DL, get(X86::DBG_VALUE));
3367 addFullAddress(MIB, AM).addImm(Offset).addMetadata(MDPtr);
3368 return &*MIB;
3369}
3370
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]3371static MachineInstr *FuseTwoAddrInst(MachineFunction &MF, unsigned Opcode,
Dan Gohmand68a0762009-01-05 17:59:02 +0000[diff] [blame]3372 const SmallVectorImpl<MachineOperand> &MOs,
Bill Wendling9bc96a52009-02-03 00:55:04 +0000[diff] [blame]3373 MachineInstr *MI,
3374 const TargetInstrInfo &TII) {
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3375 // Create the base instruction with the memory operand as the first part.
Bill Wendling9bc96a52009-02-03 00:55:04 +0000[diff] [blame]3376 MachineInstr *NewMI = MF.CreateMachineInstr(TII.get(Opcode),
3377 MI->getDebugLoc(), true);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3378 MachineInstrBuilder MIB(NewMI);
3379 unsigned NumAddrOps = MOs.size();
3380 for (unsigned i = 0; i != NumAddrOps; ++i)
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3381 MIB.addOperand(MOs[i]);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3382 if (NumAddrOps < 4) // FrameIndex only
Rafael Espindola094fad32009-04-08 21:14:34 +0000[diff] [blame]3383 addOffset(MIB, 0);
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3384
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3385 // Loop over the rest of the ri operands, converting them over.
Chris Lattner749c6f62008-01-07 07:27:27 +0000[diff] [blame]3386 unsigned NumOps = MI->getDesc().getNumOperands()-2;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3387 for (unsigned i = 0; i != NumOps; ++i) {
3388 MachineOperand &MO = MI->getOperand(i+2);
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3389 MIB.addOperand(MO);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3390 }
3391 for (unsigned i = NumOps+2, e = MI->getNumOperands(); i != e; ++i) {
3392 MachineOperand &MO = MI->getOperand(i);
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3393 MIB.addOperand(MO);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3394 }
3395 return MIB;
3396}
3397
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]3398static MachineInstr *FuseInst(MachineFunction &MF,
3399 unsigned Opcode, unsigned OpNo,
Dan Gohmand68a0762009-01-05 17:59:02 +0000[diff] [blame]3400 const SmallVectorImpl<MachineOperand> &MOs,
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3401 MachineInstr *MI, const TargetInstrInfo &TII) {
Bill Wendling9bc96a52009-02-03 00:55:04 +0000[diff] [blame]3402 MachineInstr *NewMI = MF.CreateMachineInstr(TII.get(Opcode),
3403 MI->getDebugLoc(), true);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3404 MachineInstrBuilder MIB(NewMI);
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3405
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3406 for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
3407 MachineOperand &MO = MI->getOperand(i);
3408 if (i == OpNo) {
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]3409 assert(MO.isReg() && "Expected to fold into reg operand!");
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3410 unsigned NumAddrOps = MOs.size();
3411 for (unsigned i = 0; i != NumAddrOps; ++i)
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3412 MIB.addOperand(MOs[i]);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3413 if (NumAddrOps < 4) // FrameIndex only
Rafael Espindola094fad32009-04-08 21:14:34 +0000[diff] [blame]3414 addOffset(MIB, 0);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3415 } else {
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3416 MIB.addOperand(MO);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3417 }
3418 }
3419 return MIB;
3420}
3421
3422static MachineInstr *MakeM0Inst(const TargetInstrInfo &TII, unsigned Opcode,
Dan Gohmand68a0762009-01-05 17:59:02 +0000[diff] [blame]3423 const SmallVectorImpl<MachineOperand> &MOs,
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3424 MachineInstr *MI) {
Dan Gohman8e5f2c62008-07-07 23:14:23 +0000[diff] [blame]3425 MachineFunction &MF = *MI->getParent()->getParent();
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]3426 MachineInstrBuilder MIB = BuildMI(MF, MI->getDebugLoc(), TII.get(Opcode));
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3427
3428 unsigned NumAddrOps = MOs.size();
3429 for (unsigned i = 0; i != NumAddrOps; ++i)
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3430 MIB.addOperand(MOs[i]);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3431 if (NumAddrOps < 4) // FrameIndex only
Rafael Espindola094fad32009-04-08 21:14:34 +0000[diff] [blame]3432 addOffset(MIB, 0);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3433 return MIB.addImm(0);
3434}
3435
3436MachineInstr*
Dan Gohmanc54baa22008-12-03 18:43:12 +0000[diff] [blame]3437X86InstrInfo::foldMemoryOperandImpl(MachineFunction &MF,
3438 MachineInstr *MI, unsigned i,
Evan Chengf9b36f02009-07-15 06:10:07 +0000[diff] [blame]3439 const SmallVectorImpl<MachineOperand> &MOs,
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3440 unsigned Size, unsigned Align) const {
Chris Lattner45a1cb22010-10-07 23:08:41 +0000[diff] [blame]3441 const DenseMap<unsigned, std::pair<unsigned,unsigned> > *OpcodeTablePtr = 0;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3442 bool isTwoAddrFold = false;
Chris Lattner749c6f62008-01-07 07:27:27 +0000[diff] [blame]3443 unsigned NumOps = MI->getDesc().getNumOperands();
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3444 bool isTwoAddr = NumOps > 1 &&
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]3445 MI->getDesc().getOperandConstraint(1, MCOI::TIED_TO) != -1;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3446
Jakob Stoklund Olesen60045c22011-04-30 23:00:05 +0000[diff] [blame]3447 // FIXME: AsmPrinter doesn't know how to handle
3448 // X86II::MO_GOT_ABSOLUTE_ADDRESS after folding.
3449 if (MI->getOpcode() == X86::ADD32ri &&
3450 MI->getOperand(2).getTargetFlags() == X86II::MO_GOT_ABSOLUTE_ADDRESS)
3451 return NULL;
3452
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3453 MachineInstr *NewMI = NULL;
3454 // Folding a memory location into the two-address part of a two-address
3455 // instruction is different than folding it other places. It requires
3456 // replacing the *two* registers with the memory location.
3457 if (isTwoAddr && NumOps >= 2 && i < 2 &&
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]3458 MI->getOperand(0).isReg() &&
3459 MI->getOperand(1).isReg() &&
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3460 MI->getOperand(0).getReg() == MI->getOperand(1).getReg()) {
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3461 OpcodeTablePtr = &RegOp2MemOpTable2Addr;
3462 isTwoAddrFold = true;
3463 } else if (i == 0) { // If operand 0
Dan Gohmanf1b4d262010-01-12 04:42:54 +0000[diff] [blame]3464 if (MI->getOpcode() == X86::MOV64r0)
3465 NewMI = MakeM0Inst(*this, X86::MOV64mi32, MOs, MI);
3466 else if (MI->getOpcode() == X86::MOV32r0)
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3467 NewMI = MakeM0Inst(*this, X86::MOV32mi, MOs, MI);
Dan Gohmanf1b4d262010-01-12 04:42:54 +0000[diff] [blame]3468 else if (MI->getOpcode() == X86::MOV16r0)
3469 NewMI = MakeM0Inst(*this, X86::MOV16mi, MOs, MI);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3470 else if (MI->getOpcode() == X86::MOV8r0)
3471 NewMI = MakeM0Inst(*this, X86::MOV8mi, MOs, MI);
Evan Cheng9f1c8312008-07-03 09:09:37 +0000[diff] [blame]3472 if (NewMI)
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3473 return NewMI;
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3474
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3475 OpcodeTablePtr = &RegOp2MemOpTable0;
3476 } else if (i == 1) {
3477 OpcodeTablePtr = &RegOp2MemOpTable1;
3478 } else if (i == 2) {
3479 OpcodeTablePtr = &RegOp2MemOpTable2;
3480 }
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3481
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3482 // If table selected...
3483 if (OpcodeTablePtr) {
3484 // Find the Opcode to fuse
Chris Lattner45a1cb22010-10-07 23:08:41 +0000[diff] [blame]3485 DenseMap<unsigned, std::pair<unsigned,unsigned> >::const_iterator I =
3486 OpcodeTablePtr->find(MI->getOpcode());
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3487 if (I != OpcodeTablePtr->end()) {
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3488 unsigned Opcode = I->second.first;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]3489 unsigned MinAlign = (I->second.second & TB_ALIGN_MASK) >> TB_ALIGN_SHIFT;
Evan Chengf9b36f02009-07-15 06:10:07 +0000[diff] [blame]3490 if (Align < MinAlign)
3491 return NULL;
Evan Cheng879caea2009-09-11 01:01:31 +0000[diff] [blame]3492 bool NarrowToMOV32rm = false;
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3493 if (Size) {
Jakob Stoklund Olesen397fc482012-05-07 22:10:26 +0000[diff] [blame]3494 unsigned RCSize = getRegClass(MI->getDesc(), i, &RI, MF)->getSize();
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3495 if (Size < RCSize) {
3496 // Check if it's safe to fold the load. If the size of the object is
3497 // narrower than the load width, then it's not.
3498 if (Opcode != X86::MOV64rm || RCSize != 8 || Size != 4)
3499 return NULL;
3500 // If this is a 64-bit load, but the spill slot is 32, then we can do
3501 // a 32-bit load which is implicitly zero-extended. This likely is due
3502 // to liveintervalanalysis remat'ing a load from stack slot.
Evan Cheng879caea2009-09-11 01:01:31 +0000[diff] [blame]3503 if (MI->getOperand(0).getSubReg() || MI->getOperand(1).getSubReg())
3504 return NULL;
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3505 Opcode = X86::MOV32rm;
Evan Cheng879caea2009-09-11 01:01:31 +0000[diff] [blame]3506 NarrowToMOV32rm = true;
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3507 }
3508 }
3509
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3510 if (isTwoAddrFold)
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3511 NewMI = FuseTwoAddrInst(MF, Opcode, MOs, MI, *this);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3512 else
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3513 NewMI = FuseInst(MF, Opcode, i, MOs, MI, *this);
Evan Cheng879caea2009-09-11 01:01:31 +0000[diff] [blame]3514
3515 if (NarrowToMOV32rm) {
3516 // If this is the special case where we use a MOV32rm to load a 32-bit
3517 // value and zero-extend the top bits. Change the destination register
3518 // to a 32-bit one.
3519 unsigned DstReg = NewMI->getOperand(0).getReg();
3520 if (TargetRegisterInfo::isPhysicalRegister(DstReg))
3521 NewMI->getOperand(0).setReg(RI.getSubReg(DstReg,
Jakob Stoklund Olesen3458e9e2010-05-24 14:48:17 +0000[diff] [blame]3522 X86::sub_32bit));
Evan Cheng879caea2009-09-11 01:01:31 +0000[diff] [blame]3523 else
Jakob Stoklund Olesen3458e9e2010-05-24 14:48:17 +0000[diff] [blame]3524 NewMI->getOperand(0).setSubReg(X86::sub_32bit);
Evan Cheng879caea2009-09-11 01:01:31 +0000[diff] [blame]3525 }
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3526 return NewMI;
3527 }
3528 }
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3529
3530 // No fusion
Jakob Stoklund Olesen9c50e8b2010-07-09 20:43:09 +0000[diff] [blame]3531 if (PrintFailedFusing && !MI->isCopy())
David Greene5b901322010-01-05 01:29:29 +0000[diff] [blame]3532 dbgs() << "We failed to fuse operand " << i << " in " << *MI;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3533 return NULL;
3534}
3535
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3536/// hasPartialRegUpdate - Return true for all instructions that only update
3537/// the first 32 or 64-bits of the destination register and leave the rest
3538/// unmodified. This can be used to avoid folding loads if the instructions
3539/// only update part of the destination register, and the non-updated part is
3540/// not needed. e.g. cvtss2sd, sqrtss. Unfolding the load from these
3541/// instructions breaks the partial register dependency and it can improve
3542/// performance. e.g.:
3543///
3544/// movss (%rdi), %xmm0
3545/// cvtss2sd %xmm0, %xmm0
3546///
3547/// Instead of
3548/// cvtss2sd (%rdi), %xmm0
3549///
Bruno Cardoso Lopes6b5b79c2011-09-15 23:04:24 +0000[diff] [blame]3550/// FIXME: This should be turned into a TSFlags.
3551///
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3552static bool hasPartialRegUpdate(unsigned Opcode) {
3553 switch (Opcode) {
Jakob Stoklund Olesenc2ecf3e2011-11-15 01:15:30 +0000[diff] [blame]3554 case X86::CVTSI2SSrr:
3555 case X86::CVTSI2SS64rr:
3556 case X86::CVTSI2SDrr:
3557 case X86::CVTSI2SD64rr:
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3558 case X86::CVTSD2SSrr:
3559 case X86::Int_CVTSD2SSrr:
3560 case X86::CVTSS2SDrr:
3561 case X86::Int_CVTSS2SDrr:
3562 case X86::RCPSSr:
3563 case X86::RCPSSr_Int:
3564 case X86::ROUNDSDr:
Benjamin Kramera73fb9a2011-12-09 15:43:55 +0000[diff] [blame]3565 case X86::ROUNDSDr_Int:
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3566 case X86::ROUNDSSr:
Benjamin Kramera73fb9a2011-12-09 15:43:55 +0000[diff] [blame]3567 case X86::ROUNDSSr_Int:
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3568 case X86::RSQRTSSr:
3569 case X86::RSQRTSSr_Int:
3570 case X86::SQRTSSr:
3571 case X86::SQRTSSr_Int:
3572 // AVX encoded versions
3573 case X86::VCVTSD2SSrr:
3574 case X86::Int_VCVTSD2SSrr:
3575 case X86::VCVTSS2SDrr:
3576 case X86::Int_VCVTSS2SDrr:
3577 case X86::VRCPSSr:
3578 case X86::VROUNDSDr:
Benjamin Kramera73fb9a2011-12-09 15:43:55 +0000[diff] [blame]3579 case X86::VROUNDSDr_Int:
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3580 case X86::VROUNDSSr:
Benjamin Kramera73fb9a2011-12-09 15:43:55 +0000[diff] [blame]3581 case X86::VROUNDSSr_Int:
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3582 case X86::VRSQRTSSr:
3583 case X86::VSQRTSSr:
3584 return true;
3585 }
3586
3587 return false;
3588}
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3589
Jakob Stoklund Olesenc2ecf3e2011-11-15 01:15:30 +0000[diff] [blame]3590/// getPartialRegUpdateClearance - Inform the ExeDepsFix pass how many idle
3591/// instructions we would like before a partial register update.
3592unsigned X86InstrInfo::
3593getPartialRegUpdateClearance(const MachineInstr *MI, unsigned OpNum,
3594 const TargetRegisterInfo *TRI) const {
3595 if (OpNum != 0 || !hasPartialRegUpdate(MI->getOpcode()))
3596 return 0;
3597
3598 // If MI is marked as reading Reg, the partial register update is wanted.
3599 const MachineOperand &MO = MI->getOperand(0);
3600 unsigned Reg = MO.getReg();
3601 if (TargetRegisterInfo::isVirtualRegister(Reg)) {
3602 if (MO.readsReg() || MI->readsVirtualRegister(Reg))
3603 return 0;
3604 } else {
3605 if (MI->readsRegister(Reg, TRI))
3606 return 0;
3607 }
3608
3609 // If any of the preceding 16 instructions are reading Reg, insert a
3610 // dependency breaking instruction. The magic number is based on a few
3611 // Nehalem experiments.
3612 return 16;
3613}
3614
3615void X86InstrInfo::
3616breakPartialRegDependency(MachineBasicBlock::iterator MI, unsigned OpNum,
3617 const TargetRegisterInfo *TRI) const {
3618 unsigned Reg = MI->getOperand(OpNum).getReg();
3619 if (X86::VR128RegClass.contains(Reg)) {
3620 // These instructions are all floating point domain, so xorps is the best
3621 // choice.
3622 bool HasAVX = TM.getSubtarget<X86Subtarget>().hasAVX();
3623 unsigned Opc = HasAVX ? X86::VXORPSrr : X86::XORPSrr;
3624 BuildMI(*MI->getParent(), MI, MI->getDebugLoc(), get(Opc), Reg)
3625 .addReg(Reg, RegState::Undef).addReg(Reg, RegState::Undef);
3626 } else if (X86::VR256RegClass.contains(Reg)) {
3627 // Use vxorps to clear the full ymm register.
3628 // It wants to read and write the xmm sub-register.
3629 unsigned XReg = TRI->getSubReg(Reg, X86::sub_xmm);
3630 BuildMI(*MI->getParent(), MI, MI->getDebugLoc(), get(X86::VXORPSrr), XReg)
3631 .addReg(XReg, RegState::Undef).addReg(XReg, RegState::Undef)
3632 .addReg(Reg, RegState::ImplicitDefine);
3633 } else
3634 return;
3635 MI->addRegisterKilled(Reg, TRI, true);
3636}
3637
Dan Gohmanc54baa22008-12-03 18:43:12 +0000[diff] [blame]3638MachineInstr* X86InstrInfo::foldMemoryOperandImpl(MachineFunction &MF,
3639 MachineInstr *MI,
Evan Chengf9b36f02009-07-15 06:10:07 +0000[diff] [blame]3640 const SmallVectorImpl<unsigned> &Ops,
Dan Gohmanc54baa22008-12-03 18:43:12 +0000[diff] [blame]3641 int FrameIndex) const {
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3642 // Check switch flag
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3643 if (NoFusing) return NULL;
3644
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3645 // Unless optimizing for size, don't fold to avoid partial
3646 // register update stalls
3647 if (!MF.getFunction()->hasFnAttr(Attribute::OptimizeForSize) &&
3648 hasPartialRegUpdate(MI->getOpcode()))
3649 return 0;
Evan Cheng400073d2009-12-18 07:40:29 +0000[diff] [blame]3650
Evan Cheng5fd79d02008-02-08 21:20:40 +0000[diff] [blame]3651 const MachineFrameInfo *MFI = MF.getFrameInfo();
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3652 unsigned Size = MFI->getObjectSize(FrameIndex);
Evan Cheng5fd79d02008-02-08 21:20:40 +0000[diff] [blame]3653 unsigned Alignment = MFI->getObjectAlignment(FrameIndex);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3654 if (Ops.size() == 2 && Ops[0] == 0 && Ops[1] == 1) {
3655 unsigned NewOpc = 0;
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3656 unsigned RCSize = 0;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3657 switch (MI->getOpcode()) {
3658 default: return NULL;
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3659 case X86::TEST8rr: NewOpc = X86::CMP8ri; RCSize = 1; break;
Dan Gohmane5efbaf2010-05-18 21:42:03 +0000[diff] [blame]3660 case X86::TEST16rr: NewOpc = X86::CMP16ri8; RCSize = 2; break;
3661 case X86::TEST32rr: NewOpc = X86::CMP32ri8; RCSize = 4; break;
3662 case X86::TEST64rr: NewOpc = X86::CMP64ri8; RCSize = 8; break;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3663 }
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3664 // Check if it's safe to fold the load. If the size of the object is
3665 // narrower than the load width, then it's not.
3666 if (Size < RCSize)
3667 return NULL;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3668 // Change to CMPXXri r, 0 first.
Chris Lattner5080f4d2008-01-11 18:10:50 +0000[diff] [blame]3669 MI->setDesc(get(NewOpc));
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3670 MI->getOperand(1).ChangeToImmediate(0);
3671 } else if (Ops.size() != 1)
3672 return NULL;
3673
3674 SmallVector<MachineOperand,4> MOs;
3675 MOs.push_back(MachineOperand::CreateFI(FrameIndex));
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3676 return foldMemoryOperandImpl(MF, MI, Ops[0], MOs, Size, Alignment);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3677}
3678
Dan Gohmanc54baa22008-12-03 18:43:12 +0000[diff] [blame]3679MachineInstr* X86InstrInfo::foldMemoryOperandImpl(MachineFunction &MF,
3680 MachineInstr *MI,
Evan Chengf9b36f02009-07-15 06:10:07 +0000[diff] [blame]3681 const SmallVectorImpl<unsigned> &Ops,
Dan Gohmanc54baa22008-12-03 18:43:12 +0000[diff] [blame]3682 MachineInstr *LoadMI) const {
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3683 // Check switch flag
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3684 if (NoFusing) return NULL;
3685
Bruno Cardoso Lopescd2857e2011-09-15 21:42:23 +0000[diff] [blame]3686 // Unless optimizing for size, don't fold to avoid partial
3687 // register update stalls
3688 if (!MF.getFunction()->hasFnAttr(Attribute::OptimizeForSize) &&
3689 hasPartialRegUpdate(MI->getOpcode()))
3690 return 0;
Evan Cheng400073d2009-12-18 07:40:29 +0000[diff] [blame]3691
Dan Gohmancddc11e2008-07-12 00:10:52 +0000[diff] [blame]3692 // Determine the alignment of the load.
Evan Cheng5fd79d02008-02-08 21:20:40 +0000[diff] [blame]3693 unsigned Alignment = 0;
Dan Gohmancddc11e2008-07-12 00:10:52 +0000[diff] [blame]3694 if (LoadMI->hasOneMemOperand())
Dan Gohmanc76909a2009-09-25 20:36:54 +0000[diff] [blame]3695 Alignment = (*LoadMI->memoperands_begin())->getAlignment();
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3696 else
3697 switch (LoadMI->getOpcode()) {
Bruno Cardoso Lopes642eb022010-08-12 20:20:53 +0000[diff] [blame]3698 case X86::AVX_SET0PSY:
3699 case X86::AVX_SET0PDY:
Craig Topper745a86b2011-11-19 22:34:59 +0000[diff] [blame]3700 case X86::AVX2_SETALLONES:
Craig Topper12216172012-01-13 08:12:35 +0000[diff] [blame]3701 case X86::AVX2_SET0:
Bruno Cardoso Lopes642eb022010-08-12 20:20:53 +0000[diff] [blame]3702 Alignment = 32;
3703 break;
Jakob Stoklund Olesen92fb79b2011-09-29 05:10:54 +0000[diff] [blame]3704 case X86::V_SET0:
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3705 case X86::V_SETALLONES:
Bruno Cardoso Lopes863bd9d2011-07-25 23:05:32 +0000[diff] [blame]3706 case X86::AVX_SETALLONES:
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3707 Alignment = 16;
3708 break;
3709 case X86::FsFLD0SD:
3710 Alignment = 8;
3711 break;
3712 case X86::FsFLD0SS:
3713 Alignment = 4;
3714 break;
3715 default:
Eli Friedmanbe5cbaa2011-06-10 01:13:01 +0000[diff] [blame]3716 return 0;
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3717 }
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3718 if (Ops.size() == 2 && Ops[0] == 0 && Ops[1] == 1) {
3719 unsigned NewOpc = 0;
3720 switch (MI->getOpcode()) {
3721 default: return NULL;
3722 case X86::TEST8rr: NewOpc = X86::CMP8ri; break;
Dan Gohmanf8c1ef02010-05-18 21:54:15 +0000[diff] [blame]3723 case X86::TEST16rr: NewOpc = X86::CMP16ri8; break;
3724 case X86::TEST32rr: NewOpc = X86::CMP32ri8; break;
3725 case X86::TEST64rr: NewOpc = X86::CMP64ri8; break;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3726 }
3727 // Change to CMPXXri r, 0 first.
Chris Lattner5080f4d2008-01-11 18:10:50 +0000[diff] [blame]3728 MI->setDesc(get(NewOpc));
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3729 MI->getOperand(1).ChangeToImmediate(0);
3730 } else if (Ops.size() != 1)
3731 return NULL;
3732
Jakob Stoklund Olesend29583b2010-08-11 23:08:22 +0000[diff] [blame]3733 // Make sure the subregisters match.
3734 // Otherwise we risk changing the size of the load.
3735 if (LoadMI->getOperand(0).getSubReg() != MI->getOperand(Ops[0]).getSubReg())
3736 return NULL;
3737
Chris Lattnerac0ed5d2010-07-08 22:41:28 +0000[diff] [blame]3738 SmallVector<MachineOperand,X86::AddrNumOperands> MOs;
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3739 switch (LoadMI->getOpcode()) {
Jakob Stoklund Olesen92fb79b2011-09-29 05:10:54 +0000[diff] [blame]3740 case X86::V_SET0:
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3741 case X86::V_SETALLONES:
Bruno Cardoso Lopes642eb022010-08-12 20:20:53 +0000[diff] [blame]3742 case X86::AVX_SET0PSY:
3743 case X86::AVX_SET0PDY:
Bruno Cardoso Lopes863bd9d2011-07-25 23:05:32 +0000[diff] [blame]3744 case X86::AVX_SETALLONES:
Craig Topper745a86b2011-11-19 22:34:59 +0000[diff] [blame]3745 case X86::AVX2_SETALLONES:
Craig Topper12216172012-01-13 08:12:35 +0000[diff] [blame]3746 case X86::AVX2_SET0:
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3747 case X86::FsFLD0SD:
Jakob Stoklund Olesen0edd83b2011-11-29 22:27:25 +0000[diff] [blame]3748 case X86::FsFLD0SS: {
Jakob Stoklund Olesen92fb79b2011-09-29 05:10:54 +0000[diff] [blame]3749 // Folding a V_SET0 or V_SETALLONES as a load, to ease register pressure.
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3750 // Create a constant-pool entry and operands to load from it.
3751
Dan Gohman81d0c362010-03-09 03:01:40 +0000[diff] [blame]3752 // Medium and large mode can't fold loads this way.
3753 if (TM.getCodeModel() != CodeModel::Small &&
3754 TM.getCodeModel() != CodeModel::Kernel)
3755 return NULL;
3756
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3757 // x86-32 PIC requires a PIC base register for constant pools.
3758 unsigned PICBase = 0;
Jakob Stoklund Olesen93e55de2009-07-16 21:24:13 +0000[diff] [blame]3759 if (TM.getRelocationModel() == Reloc::PIC_) {
Evan Cheng2b48ab92009-07-16 18:44:05 +0000[diff] [blame]3760 if (TM.getSubtarget<X86Subtarget>().is64Bit())
3761 PICBase = X86::RIP;
Jakob Stoklund Olesen93e55de2009-07-16 21:24:13 +0000[diff] [blame]3762 else
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]3763 // FIXME: PICBase = getGlobalBaseReg(&MF);
Evan Cheng2b48ab92009-07-16 18:44:05 +0000[diff] [blame]3764 // This doesn't work for several reasons.
3765 // 1. GlobalBaseReg may have been spilled.
3766 // 2. It may not be live at MI.
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3767 return NULL;
Jakob Stoklund Olesen93e55de2009-07-16 21:24:13 +0000[diff] [blame]3768 }
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3769
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3770 // Create a constant-pool entry.
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3771 MachineConstantPool &MCP = *MF.getConstantPool();
Chris Lattnerdb125cf2011-07-18 04:54:35 +0000[diff] [blame]3772 Type *Ty;
Bruno Cardoso Lopes642eb022010-08-12 20:20:53 +0000[diff] [blame]3773 unsigned Opc = LoadMI->getOpcode();
Jakob Stoklund Olesen0edd83b2011-11-29 22:27:25 +0000[diff] [blame]3774 if (Opc == X86::FsFLD0SS)
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3775 Ty = Type::getFloatTy(MF.getFunction()->getContext());
Jakob Stoklund Olesen0edd83b2011-11-29 22:27:25 +0000[diff] [blame]3776 else if (Opc == X86::FsFLD0SD)
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3777 Ty = Type::getDoubleTy(MF.getFunction()->getContext());
Bruno Cardoso Lopes642eb022010-08-12 20:20:53 +0000[diff] [blame]3778 else if (Opc == X86::AVX_SET0PSY || Opc == X86::AVX_SET0PDY)
3779 Ty = VectorType::get(Type::getFloatTy(MF.getFunction()->getContext()), 8);
Craig Topper12216172012-01-13 08:12:35 +0000[diff] [blame]3780 else if (Opc == X86::AVX2_SETALLONES || Opc == X86::AVX2_SET0)
Craig Topperb9c7f652012-01-13 06:12:41 +0000[diff] [blame]3781 Ty = VectorType::get(Type::getInt32Ty(MF.getFunction()->getContext()), 8);
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3782 else
3783 Ty = VectorType::get(Type::getInt32Ty(MF.getFunction()->getContext()), 4);
Bruno Cardoso Lopes863bd9d2011-07-25 23:05:32 +0000[diff] [blame]3784
Craig Topper745a86b2011-11-19 22:34:59 +0000[diff] [blame]3785 bool IsAllOnes = (Opc == X86::V_SETALLONES || Opc == X86::AVX_SETALLONES ||
3786 Opc == X86::AVX2_SETALLONES);
Bruno Cardoso Lopes863bd9d2011-07-25 23:05:32 +0000[diff] [blame]3787 const Constant *C = IsAllOnes ? Constant::getAllOnesValue(Ty) :
3788 Constant::getNullValue(Ty);
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3789 unsigned CPI = MCP.getConstantPoolIndex(C, Alignment);
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3790
3791 // Create operands to load from the constant pool entry.
3792 MOs.push_back(MachineOperand::CreateReg(PICBase, false));
3793 MOs.push_back(MachineOperand::CreateImm(1));
3794 MOs.push_back(MachineOperand::CreateReg(0, false));
3795 MOs.push_back(MachineOperand::CreateCPI(CPI, 0));
Rafael Espindola094fad32009-04-08 21:14:34 +0000[diff] [blame]3796 MOs.push_back(MachineOperand::CreateReg(0, false));
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3797 break;
3798 }
3799 default: {
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3800 // Folding a normal load. Just copy the load's address operands.
3801 unsigned NumOps = LoadMI->getDesc().getNumOperands();
Chris Lattnerac0ed5d2010-07-08 22:41:28 +0000[diff] [blame]3802 for (unsigned i = NumOps - X86::AddrNumOperands; i != NumOps; ++i)
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3803 MOs.push_back(LoadMI->getOperand(i));
Dan Gohman4a0b3e12009-09-21 18:30:38 +0000[diff] [blame]3804 break;
3805 }
Dan Gohman62c939d2008-12-03 05:21:24 +0000[diff] [blame]3806 }
Evan Cheng9cef48e2009-09-11 00:39:26 +0000[diff] [blame]3807 return foldMemoryOperandImpl(MF, MI, Ops[0], MOs, 0, Alignment);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3808}
3809
3810
Dan Gohman8e8b8a22008-10-16 01:49:15 +0000[diff] [blame]3811bool X86InstrInfo::canFoldMemoryOperand(const MachineInstr *MI,
3812 const SmallVectorImpl<unsigned> &Ops) const {
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3813 // Check switch flag
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3814 if (NoFusing) return 0;
3815
3816 if (Ops.size() == 2 && Ops[0] == 0 && Ops[1] == 1) {
3817 switch (MI->getOpcode()) {
3818 default: return false;
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3819 case X86::TEST8rr:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3820 case X86::TEST16rr:
3821 case X86::TEST32rr:
3822 case X86::TEST64rr:
3823 return true;
Jakob Stoklund Olesen60045c22011-04-30 23:00:05 +0000[diff] [blame]3824 case X86::ADD32ri:
3825 // FIXME: AsmPrinter doesn't know how to handle
3826 // X86II::MO_GOT_ABSOLUTE_ADDRESS after folding.
3827 if (MI->getOperand(2).getTargetFlags() == X86II::MO_GOT_ABSOLUTE_ADDRESS)
3828 return false;
3829 break;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3830 }
3831 }
3832
3833 if (Ops.size() != 1)
3834 return false;
3835
3836 unsigned OpNum = Ops[0];
3837 unsigned Opc = MI->getOpcode();
Chris Lattner749c6f62008-01-07 07:27:27 +0000[diff] [blame]3838 unsigned NumOps = MI->getDesc().getNumOperands();
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3839 bool isTwoAddr = NumOps > 1 &&
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]3840 MI->getDesc().getOperandConstraint(1, MCOI::TIED_TO) != -1;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3841
3842 // Folding a memory location into the two-address part of a two-address
3843 // instruction is different than folding it other places. It requires
3844 // replacing the *two* registers with the memory location.
Chris Lattner45a1cb22010-10-07 23:08:41 +0000[diff] [blame]3845 const DenseMap<unsigned, std::pair<unsigned,unsigned> > *OpcodeTablePtr = 0;
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3846 if (isTwoAddr && NumOps >= 2 && OpNum < 2) {
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3847 OpcodeTablePtr = &RegOp2MemOpTable2Addr;
3848 } else if (OpNum == 0) { // If operand 0
3849 switch (Opc) {
Chris Lattner9ac75422009-07-14 20:19:57 +0000[diff] [blame]3850 case X86::MOV8r0:
Dan Gohmanf1b4d262010-01-12 04:42:54 +0000[diff] [blame]3851 case X86::MOV16r0:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3852 case X86::MOV32r0:
Chris Lattner45a1cb22010-10-07 23:08:41 +0000[diff] [blame]3853 case X86::MOV64r0: return true;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3854 default: break;
3855 }
3856 OpcodeTablePtr = &RegOp2MemOpTable0;
3857 } else if (OpNum == 1) {
3858 OpcodeTablePtr = &RegOp2MemOpTable1;
3859 } else if (OpNum == 2) {
3860 OpcodeTablePtr = &RegOp2MemOpTable2;
3861 }
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3862
Chris Lattner99ae6652010-10-08 03:54:52 +0000[diff] [blame]3863 if (OpcodeTablePtr && OpcodeTablePtr->count(Opc))
3864 return true;
Jakob Stoklund Olesen1f323402010-07-09 20:43:13 +0000[diff] [blame]3865 return TargetInstrInfoImpl::canFoldMemoryOperand(MI, Ops);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3866}
3867
3868bool X86InstrInfo::unfoldMemoryOperand(MachineFunction &MF, MachineInstr *MI,
3869 unsigned Reg, bool UnfoldLoad, bool UnfoldStore,
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]3870 SmallVectorImpl<MachineInstr*> &NewMIs) const {
Chris Lattner45a1cb22010-10-07 23:08:41 +0000[diff] [blame]3871 DenseMap<unsigned, std::pair<unsigned,unsigned> >::const_iterator I =
3872 MemOp2RegOpTable.find(MI->getOpcode());
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3873 if (I == MemOp2RegOpTable.end())
3874 return false;
3875 unsigned Opc = I->second.first;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]3876 unsigned Index = I->second.second & TB_INDEX_MASK;
3877 bool FoldedLoad = I->second.second & TB_FOLDED_LOAD;
3878 bool FoldedStore = I->second.second & TB_FOLDED_STORE;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3879 if (UnfoldLoad && !FoldedLoad)
3880 return false;
3881 UnfoldLoad &= FoldedLoad;
3882 if (UnfoldStore && !FoldedStore)
3883 return false;
3884 UnfoldStore &= FoldedStore;
3885
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]3886 const MCInstrDesc &MCID = get(Opc);
Jakob Stoklund Olesen397fc482012-05-07 22:10:26 +0000[diff] [blame]3887 const TargetRegisterClass *RC = getRegClass(MCID, Index, &RI, MF);
Evan Cheng98ec91e2010-07-02 20:36:18 +0000[diff] [blame]3888 if (!MI->hasOneMemOperand() &&
3889 RC == &X86::VR128RegClass &&
3890 !TM.getSubtarget<X86Subtarget>().isUnalignedMemAccessFast())
3891 // Without memoperands, loadRegFromAddr and storeRegToStackSlot will
3892 // conservatively assume the address is unaligned. That's bad for
3893 // performance.
3894 return false;
Chris Lattnerac0ed5d2010-07-08 22:41:28 +0000[diff] [blame]3895 SmallVector<MachineOperand, X86::AddrNumOperands> AddrOps;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3896 SmallVector<MachineOperand,2> BeforeOps;
3897 SmallVector<MachineOperand,2> AfterOps;
3898 SmallVector<MachineOperand,4> ImpOps;
3899 for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
3900 MachineOperand &Op = MI->getOperand(i);
Chris Lattnerac0ed5d2010-07-08 22:41:28 +0000[diff] [blame]3901 if (i >= Index && i < Index + X86::AddrNumOperands)
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3902 AddrOps.push_back(Op);
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]3903 else if (Op.isReg() && Op.isImplicit())
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3904 ImpOps.push_back(Op);
3905 else if (i < Index)
3906 BeforeOps.push_back(Op);
3907 else if (i > Index)
3908 AfterOps.push_back(Op);
3909 }
3910
3911 // Emit the load instruction.
3912 if (UnfoldLoad) {
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]3913 std::pair<MachineInstr::mmo_iterator,
3914 MachineInstr::mmo_iterator> MMOs =
3915 MF.extractLoadMemRefs(MI->memoperands_begin(),
3916 MI->memoperands_end());
3917 loadRegFromAddr(MF, Reg, AddrOps, RC, MMOs.first, MMOs.second, NewMIs);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3918 if (UnfoldStore) {
3919 // Address operands cannot be marked isKill.
Chris Lattnerac0ed5d2010-07-08 22:41:28 +0000[diff] [blame]3920 for (unsigned i = 1; i != 1 + X86::AddrNumOperands; ++i) {
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3921 MachineOperand &MO = NewMIs[0]->getOperand(i);
Dan Gohmand735b802008-10-03 15:45:36 +0000[diff] [blame]3922 if (MO.isReg())
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3923 MO.setIsKill(false);
3924 }
3925 }
3926 }
3927
3928 // Emit the data processing instruction.
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]3929 MachineInstr *DataMI = MF.CreateMachineInstr(MCID, MI->getDebugLoc(), true);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3930 MachineInstrBuilder MIB(DataMI);
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]3931
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3932 if (FoldedStore)
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]3933 MIB.addReg(Reg, RegState::Define);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3934 for (unsigned i = 0, e = BeforeOps.size(); i != e; ++i)
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3935 MIB.addOperand(BeforeOps[i]);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3936 if (FoldedLoad)
3937 MIB.addReg(Reg);
3938 for (unsigned i = 0, e = AfterOps.size(); i != e; ++i)
Dan Gohman97357612009-02-18 05:45:50 +0000[diff] [blame]3939 MIB.addOperand(AfterOps[i]);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3940 for (unsigned i = 0, e = ImpOps.size(); i != e; ++i) {
3941 MachineOperand &MO = ImpOps[i];
Bill Wendling587daed2009-05-13 21:33:08 +0000[diff] [blame]3942 MIB.addReg(MO.getReg(),
3943 getDefRegState(MO.isDef()) |
3944 RegState::Implicit |
3945 getKillRegState(MO.isKill()) |
Evan Cheng4784f1f2009-06-30 08:49:04 +0000[diff] [blame]3946 getDeadRegState(MO.isDead()) |
3947 getUndefRegState(MO.isUndef()));
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3948 }
3949 // Change CMP32ri r, 0 back to TEST32rr r, r, etc.
3950 unsigned NewOpc = 0;
3951 switch (DataMI->getOpcode()) {
3952 default: break;
3953 case X86::CMP64ri32:
Dan Gohmanf8c1ef02010-05-18 21:54:15 +0000[diff] [blame]3954 case X86::CMP64ri8:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3955 case X86::CMP32ri:
Dan Gohmanf8c1ef02010-05-18 21:54:15 +0000[diff] [blame]3956 case X86::CMP32ri8:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3957 case X86::CMP16ri:
Dan Gohmanf8c1ef02010-05-18 21:54:15 +0000[diff] [blame]3958 case X86::CMP16ri8:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3959 case X86::CMP8ri: {
3960 MachineOperand &MO0 = DataMI->getOperand(0);
3961 MachineOperand &MO1 = DataMI->getOperand(1);
3962 if (MO1.getImm() == 0) {
3963 switch (DataMI->getOpcode()) {
3964 default: break;
Dan Gohmanf8c1ef02010-05-18 21:54:15 +0000[diff] [blame]3965 case X86::CMP64ri8:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3966 case X86::CMP64ri32: NewOpc = X86::TEST64rr; break;
Dan Gohmanf8c1ef02010-05-18 21:54:15 +0000[diff] [blame]3967 case X86::CMP32ri8:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3968 case X86::CMP32ri: NewOpc = X86::TEST32rr; break;
Dan Gohmanf8c1ef02010-05-18 21:54:15 +0000[diff] [blame]3969 case X86::CMP16ri8:
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3970 case X86::CMP16ri: NewOpc = X86::TEST16rr; break;
3971 case X86::CMP8ri: NewOpc = X86::TEST8rr; break;
3972 }
Chris Lattner5080f4d2008-01-11 18:10:50 +0000[diff] [blame]3973 DataMI->setDesc(get(NewOpc));
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3974 MO1.ChangeToRegister(MO0.getReg(), false);
3975 }
3976 }
3977 }
3978 NewMIs.push_back(DataMI);
3979
3980 // Emit the store instruction.
3981 if (UnfoldStore) {
Jakob Stoklund Olesen397fc482012-05-07 22:10:26 +0000[diff] [blame]3982 const TargetRegisterClass *DstRC = getRegClass(MCID, 0, &RI, MF);
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]3983 std::pair<MachineInstr::mmo_iterator,
3984 MachineInstr::mmo_iterator> MMOs =
3985 MF.extractStoreMemRefs(MI->memoperands_begin(),
3986 MI->memoperands_end());
3987 storeRegToAddr(MF, Reg, true, AddrOps, DstRC, MMOs.first, MMOs.second, NewMIs);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3988 }
3989
3990 return true;
3991}
3992
3993bool
3994X86InstrInfo::unfoldMemoryOperand(SelectionDAG &DAG, SDNode *N,
Bill Wendlingfbef3102009-02-11 21:51:19 +0000[diff] [blame]3995 SmallVectorImpl<SDNode*> &NewNodes) const {
Dan Gohmane8be6c62008-07-17 19:10:17 +0000[diff] [blame]3996 if (!N->isMachineOpcode())
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]3997 return false;
3998
Chris Lattner45a1cb22010-10-07 23:08:41 +0000[diff] [blame]3999 DenseMap<unsigned, std::pair<unsigned,unsigned> >::const_iterator I =
4000 MemOp2RegOpTable.find(N->getMachineOpcode());
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4001 if (I == MemOp2RegOpTable.end())
4002 return false;
4003 unsigned Opc = I->second.first;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]4004 unsigned Index = I->second.second & TB_INDEX_MASK;
4005 bool FoldedLoad = I->second.second & TB_FOLDED_LOAD;
4006 bool FoldedStore = I->second.second & TB_FOLDED_STORE;
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]4007 const MCInstrDesc &MCID = get(Opc);
Jakob Stoklund Olesen397fc482012-05-07 22:10:26 +0000[diff] [blame]4008 MachineFunction &MF = DAG.getMachineFunction();
4009 const TargetRegisterClass *RC = getRegClass(MCID, Index, &RI, MF);
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]4010 unsigned NumDefs = MCID.NumDefs;
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]4011 std::vector<SDValue> AddrOps;
4012 std::vector<SDValue> BeforeOps;
4013 std::vector<SDValue> AfterOps;
Dale Johannesened2eee62009-02-06 01:31:28 +0000[diff] [blame]4014 DebugLoc dl = N->getDebugLoc();
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4015 unsigned NumOps = N->getNumOperands();
Dan Gohmanc76909a2009-09-25 20:36:54 +0000[diff] [blame]4016 for (unsigned i = 0; i != NumOps-1; ++i) {
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]4017 SDValue Op = N->getOperand(i);
Chris Lattnerac0ed5d2010-07-08 22:41:28 +0000[diff] [blame]4018 if (i >= Index-NumDefs && i < Index-NumDefs + X86::AddrNumOperands)
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4019 AddrOps.push_back(Op);
Dan Gohmanb37a8202009-03-04 19:23:38 +0000[diff] [blame]4020 else if (i < Index-NumDefs)
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4021 BeforeOps.push_back(Op);
Dan Gohmanb37a8202009-03-04 19:23:38 +0000[diff] [blame]4022 else if (i > Index-NumDefs)
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4023 AfterOps.push_back(Op);
4024 }
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]4025 SDValue Chain = N->getOperand(NumOps-1);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4026 AddrOps.push_back(Chain);
4027
4028 // Emit the load instruction.
4029 SDNode *Load = 0;
4030 if (FoldedLoad) {
Owen Andersone50ed302009-08-10 22:56:29 +0000[diff] [blame]4031 EVT VT = *RC->vt_begin();
Evan Cheng600c0432009-11-16 21:56:03 +0000[diff] [blame]4032 std::pair<MachineInstr::mmo_iterator,
4033 MachineInstr::mmo_iterator> MMOs =
4034 MF.extractLoadMemRefs(cast<MachineSDNode>(N)->memoperands_begin(),
4035 cast<MachineSDNode>(N)->memoperands_end());
Evan Cheng98ec91e2010-07-02 20:36:18 +0000[diff] [blame]4036 if (!(*MMOs.first) &&
4037 RC == &X86::VR128RegClass &&
4038 !TM.getSubtarget<X86Subtarget>().isUnalignedMemAccessFast())
4039 // Do not introduce a slow unaligned load.
4040 return false;
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]4041 unsigned Alignment = RC->getSize() == 32 ? 32 : 16;
4042 bool isAligned = (*MMOs.first) &&
4043 (*MMOs.first)->getAlignment() >= Alignment;
Dan Gohman602b0c82009-09-25 18:54:59 +0000[diff] [blame]4044 Load = DAG.getMachineNode(getLoadRegOpcode(0, RC, isAligned, TM), dl,
4045 VT, MVT::Other, &AddrOps[0], AddrOps.size());
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4046 NewNodes.push_back(Load);
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]4047
4048 // Preserve memory reference information.
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]4049 cast<MachineSDNode>(Load)->setMemRefs(MMOs.first, MMOs.second);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4050 }
4051
4052 // Emit the data processing instruction.
Owen Andersone50ed302009-08-10 22:56:29 +0000[diff] [blame]4053 std::vector<EVT> VTs;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4054 const TargetRegisterClass *DstRC = 0;
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]4055 if (MCID.getNumDefs() > 0) {
Jakob Stoklund Olesen397fc482012-05-07 22:10:26 +0000[diff] [blame]4056 DstRC = getRegClass(MCID, 0, &RI, MF);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4057 VTs.push_back(*DstRC->vt_begin());
4058 }
4059 for (unsigned i = 0, e = N->getNumValues(); i != e; ++i) {
Owen Andersone50ed302009-08-10 22:56:29 +0000[diff] [blame]4060 EVT VT = N->getValueType(i);
Evan Chenge837dea2011-06-28 19:10:37 +0000[diff] [blame]4061 if (VT != MVT::Other && i >= (unsigned)MCID.getNumDefs())
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4062 VTs.push_back(VT);
4063 }
4064 if (Load)
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]4065 BeforeOps.push_back(SDValue(Load, 0));
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4066 std::copy(AfterOps.begin(), AfterOps.end(), std::back_inserter(BeforeOps));
Dan Gohman602b0c82009-09-25 18:54:59 +0000[diff] [blame]4067 SDNode *NewNode= DAG.getMachineNode(Opc, dl, VTs, &BeforeOps[0],
4068 BeforeOps.size());
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4069 NewNodes.push_back(NewNode);
4070
4071 // Emit the store instruction.
4072 if (FoldedStore) {
4073 AddrOps.pop_back();
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]4074 AddrOps.push_back(SDValue(NewNode, 0));
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4075 AddrOps.push_back(Chain);
Evan Cheng600c0432009-11-16 21:56:03 +0000[diff] [blame]4076 std::pair<MachineInstr::mmo_iterator,
4077 MachineInstr::mmo_iterator> MMOs =
4078 MF.extractStoreMemRefs(cast<MachineSDNode>(N)->memoperands_begin(),
4079 cast<MachineSDNode>(N)->memoperands_end());
Evan Cheng98ec91e2010-07-02 20:36:18 +0000[diff] [blame]4080 if (!(*MMOs.first) &&
4081 RC == &X86::VR128RegClass &&
4082 !TM.getSubtarget<X86Subtarget>().isUnalignedMemAccessFast())
4083 // Do not introduce a slow unaligned store.
4084 return false;
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]4085 unsigned Alignment = RC->getSize() == 32 ? 32 : 16;
4086 bool isAligned = (*MMOs.first) &&
4087 (*MMOs.first)->getAlignment() >= Alignment;
Dan Gohman602b0c82009-09-25 18:54:59 +0000[diff] [blame]4088 SDNode *Store = DAG.getMachineNode(getStoreRegOpcode(0, DstRC,
4089 isAligned, TM),
4090 dl, MVT::Other,
4091 &AddrOps[0], AddrOps.size());
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4092 NewNodes.push_back(Store);
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]4093
4094 // Preserve memory reference information.
Dan Gohman91e69c32009-10-09 18:10:05 +0000[diff] [blame]4095 cast<MachineSDNode>(Load)->setMemRefs(MMOs.first, MMOs.second);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4096 }
4097
4098 return true;
4099}
4100
4101unsigned X86InstrInfo::getOpcodeAfterMemoryUnfold(unsigned Opc,
Dan Gohman0115e162009-10-30 22:18:41 +0000[diff] [blame]4102 bool UnfoldLoad, bool UnfoldStore,
4103 unsigned *LoadRegIndex) const {
Chris Lattner45a1cb22010-10-07 23:08:41 +0000[diff] [blame]4104 DenseMap<unsigned, std::pair<unsigned,unsigned> >::const_iterator I =
4105 MemOp2RegOpTable.find(Opc);
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4106 if (I == MemOp2RegOpTable.end())
4107 return 0;
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]4108 bool FoldedLoad = I->second.second & TB_FOLDED_LOAD;
4109 bool FoldedStore = I->second.second & TB_FOLDED_STORE;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4110 if (UnfoldLoad && !FoldedLoad)
4111 return 0;
4112 if (UnfoldStore && !FoldedStore)
4113 return 0;
Dan Gohman0115e162009-10-30 22:18:41 +0000[diff] [blame]4114 if (LoadRegIndex)
Bruno Cardoso Lopescbf479d2011-09-08 18:35:57 +0000[diff] [blame]4115 *LoadRegIndex = I->second.second & TB_INDEX_MASK;
Owen Anderson43dbe052008-01-07 01:35:02 +0000[diff] [blame]4116 return I->second.first;
4117}
4118
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4119bool
4120X86InstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2,
4121 int64_t &Offset1, int64_t &Offset2) const {
4122 if (!Load1->isMachineOpcode() || !Load2->isMachineOpcode())
4123 return false;
4124 unsigned Opc1 = Load1->getMachineOpcode();
4125 unsigned Opc2 = Load2->getMachineOpcode();
4126 switch (Opc1) {
4127 default: return false;
4128 case X86::MOV8rm:
4129 case X86::MOV16rm:
4130 case X86::MOV32rm:
4131 case X86::MOV64rm:
4132 case X86::LD_Fp32m:
4133 case X86::LD_Fp64m:
4134 case X86::LD_Fp80m:
4135 case X86::MOVSSrm:
4136 case X86::MOVSDrm:
4137 case X86::MMX_MOVD64rm:
4138 case X86::MMX_MOVQ64rm:
4139 case X86::FsMOVAPSrm:
4140 case X86::FsMOVAPDrm:
4141 case X86::MOVAPSrm:
4142 case X86::MOVUPSrm:
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4143 case X86::MOVAPDrm:
4144 case X86::MOVDQArm:
4145 case X86::MOVDQUrm:
Bruno Cardoso Lopesb4e905d2011-09-15 22:15:52 +0000[diff] [blame]4146 // AVX load instructions
4147 case X86::VMOVSSrm:
4148 case X86::VMOVSDrm:
4149 case X86::FsVMOVAPSrm:
4150 case X86::FsVMOVAPDrm:
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]4151 case X86::VMOVAPSrm:
4152 case X86::VMOVUPSrm:
4153 case X86::VMOVAPDrm:
4154 case X86::VMOVDQArm:
4155 case X86::VMOVDQUrm:
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]4156 case X86::VMOVAPSYrm:
4157 case X86::VMOVUPSYrm:
4158 case X86::VMOVAPDYrm:
4159 case X86::VMOVDQAYrm:
4160 case X86::VMOVDQUYrm:
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4161 break;
4162 }
4163 switch (Opc2) {
4164 default: return false;
4165 case X86::MOV8rm:
4166 case X86::MOV16rm:
4167 case X86::MOV32rm:
4168 case X86::MOV64rm:
4169 case X86::LD_Fp32m:
4170 case X86::LD_Fp64m:
4171 case X86::LD_Fp80m:
4172 case X86::MOVSSrm:
4173 case X86::MOVSDrm:
4174 case X86::MMX_MOVD64rm:
4175 case X86::MMX_MOVQ64rm:
4176 case X86::FsMOVAPSrm:
4177 case X86::FsMOVAPDrm:
4178 case X86::MOVAPSrm:
4179 case X86::MOVUPSrm:
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4180 case X86::MOVAPDrm:
4181 case X86::MOVDQArm:
4182 case X86::MOVDQUrm:
Bruno Cardoso Lopesb4e905d2011-09-15 22:15:52 +0000[diff] [blame]4183 // AVX load instructions
4184 case X86::VMOVSSrm:
4185 case X86::VMOVSDrm:
4186 case X86::FsVMOVAPSrm:
4187 case X86::FsVMOVAPDrm:
Bruno Cardoso Lopes484ddf52011-09-14 02:36:58 +0000[diff] [blame]4188 case X86::VMOVAPSrm:
4189 case X86::VMOVUPSrm:
4190 case X86::VMOVAPDrm:
4191 case X86::VMOVDQArm:
4192 case X86::VMOVDQUrm:
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]4193 case X86::VMOVAPSYrm:
4194 case X86::VMOVUPSYrm:
4195 case X86::VMOVAPDYrm:
4196 case X86::VMOVDQAYrm:
4197 case X86::VMOVDQUYrm:
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4198 break;
4199 }
4200
4201 // Check if chain operands and base addresses match.
4202 if (Load1->getOperand(0) != Load2->getOperand(0) ||
4203 Load1->getOperand(5) != Load2->getOperand(5))
4204 return false;
4205 // Segment operands should match as well.
4206 if (Load1->getOperand(4) != Load2->getOperand(4))
4207 return false;
4208 // Scale should be 1, Index should be Reg0.
4209 if (Load1->getOperand(1) == Load2->getOperand(1) &&
4210 Load1->getOperand(2) == Load2->getOperand(2)) {
4211 if (cast<ConstantSDNode>(Load1->getOperand(1))->getZExtValue() != 1)
4212 return false;
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4213
4214 // Now let's examine the displacements.
4215 if (isa<ConstantSDNode>(Load1->getOperand(3)) &&
4216 isa<ConstantSDNode>(Load2->getOperand(3))) {
4217 Offset1 = cast<ConstantSDNode>(Load1->getOperand(3))->getSExtValue();
4218 Offset2 = cast<ConstantSDNode>(Load2->getOperand(3))->getSExtValue();
4219 return true;
4220 }
4221 }
4222 return false;
4223}
4224
4225bool X86InstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2,
4226 int64_t Offset1, int64_t Offset2,
4227 unsigned NumLoads) const {
4228 assert(Offset2 > Offset1);
4229 if ((Offset2 - Offset1) / 8 > 64)
4230 return false;
4231
4232 unsigned Opc1 = Load1->getMachineOpcode();
4233 unsigned Opc2 = Load2->getMachineOpcode();
4234 if (Opc1 != Opc2)
4235 return false; // FIXME: overly conservative?
4236
4237 switch (Opc1) {
4238 default: break;
4239 case X86::LD_Fp32m:
4240 case X86::LD_Fp64m:
4241 case X86::LD_Fp80m:
4242 case X86::MMX_MOVD64rm:
4243 case X86::MMX_MOVQ64rm:
4244 return false;
4245 }
4246
4247 EVT VT = Load1->getValueType(0);
4248 switch (VT.getSimpleVT().SimpleTy) {
Bill Wendling19d85972010-06-22 22:16:17 +0000[diff] [blame]4249 default:
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4250 // XMM registers. In 64-bit mode we can be a bit more aggressive since we
4251 // have 16 of them to play with.
4252 if (TM.getSubtargetImpl()->is64Bit()) {
4253 if (NumLoads >= 3)
4254 return false;
Bill Wendling19d85972010-06-22 22:16:17 +0000[diff] [blame]4255 } else if (NumLoads) {
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4256 return false;
Bill Wendling19d85972010-06-22 22:16:17 +0000[diff] [blame]4257 }
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4258 break;
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4259 case MVT::i8:
4260 case MVT::i16:
4261 case MVT::i32:
4262 case MVT::i64:
Evan Chengafc36732010-01-22 23:49:11 +0000[diff] [blame]4263 case MVT::f32:
4264 case MVT::f64:
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4265 if (NumLoads)
4266 return false;
Bill Wendling19d85972010-06-22 22:16:17 +0000[diff] [blame]4267 break;
Evan Cheng96dc1152010-01-22 03:34:51 +0000[diff] [blame]4268 }
4269
4270 return true;
4271}
4272
4273
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]4274bool X86InstrInfo::
Owen Anderson44eb65c2008-08-14 22:49:33 +0000[diff] [blame]4275ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const {
Chris Lattner9cd68752006-10-21 05:52:40 +0000[diff] [blame]4276 assert(Cond.size() == 1 && "Invalid X86 branch condition!");
Evan Cheng97af60b2008-08-29 23:21:31 +0000[diff] [blame]4277 X86::CondCode CC = static_cast<X86::CondCode>(Cond[0].getImm());
Dan Gohman279c22e2008-10-21 03:29:32 +0000[diff] [blame]4278 if (CC == X86::COND_NE_OR_P || CC == X86::COND_NP_OR_E)
4279 return true;
Evan Cheng97af60b2008-08-29 23:21:31 +0000[diff] [blame]4280 Cond[0].setImm(GetOppositeBranchCondition(CC));
Chris Lattner9cd68752006-10-21 05:52:40 +0000[diff] [blame]4281 return false;
Chris Lattner7fbe9722006-10-20 17:42:20 +0000[diff] [blame]4282}
4283
Evan Cheng23066282008-10-27 07:14:50 +0000[diff] [blame]4284bool X86InstrInfo::
Evan Cheng4350eb82009-02-06 17:17:30 +0000[diff] [blame]4285isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const {
4286 // FIXME: Return false for x87 stack register classes for now. We can't
Evan Cheng23066282008-10-27 07:14:50 +0000[diff] [blame]4287 // allow any loads of these registers before FpGet_ST0_80.
Evan Cheng4350eb82009-02-06 17:17:30 +0000[diff] [blame]4288 return !(RC == &X86::CCRRegClass || RC == &X86::RFP32RegClass ||
4289 RC == &X86::RFP64RegClass || RC == &X86::RFP80RegClass);
Evan Cheng23066282008-10-27 07:14:50 +0000[diff] [blame]4290}
4291
Dan Gohman57c3dac2008-09-30 00:58:23 +0000[diff] [blame]4292/// getGlobalBaseReg - Return a virtual register initialized with the
4293/// the global base register value. Output instructions required to
4294/// initialize the register in the function entry block, if necessary.
Dan Gohman8b746962008-09-23 18:22:58 +0000[diff] [blame]4295///
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4296/// TODO: Eliminate this and move the code to X86MachineFunctionInfo.
4297///
Dan Gohman57c3dac2008-09-30 00:58:23 +0000[diff] [blame]4298unsigned X86InstrInfo::getGlobalBaseReg(MachineFunction *MF) const {
4299 assert(!TM.getSubtarget<X86Subtarget>().is64Bit() &&
4300 "X86-64 PIC uses RIP relative addressing");
4301
4302 X86MachineFunctionInfo *X86FI = MF->getInfo<X86MachineFunctionInfo>();
4303 unsigned GlobalBaseReg = X86FI->getGlobalBaseReg();
4304 if (GlobalBaseReg != 0)
4305 return GlobalBaseReg;
4306
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4307 // Create the register. The code to initialize it is inserted
4308 // later, by the CGBR pass (below).
Dan Gohman8b746962008-09-23 18:22:58 +0000[diff] [blame]4309 MachineRegisterInfo &RegInfo = MF->getRegInfo();
Jakob Stoklund Olesen53df9252012-05-20 18:43:00 +0000[diff] [blame]4310 GlobalBaseReg = RegInfo.createVirtualRegister(&X86::GR32_NOSPRegClass);
Dan Gohman57c3dac2008-09-30 00:58:23 +0000[diff] [blame]4311 X86FI->setGlobalBaseReg(GlobalBaseReg);
4312 return GlobalBaseReg;
Dan Gohman8b746962008-09-23 18:22:58 +0000[diff] [blame]4313}
Jakob Stoklund Olesen352aa502010-03-25 17:25:00 +0000[diff] [blame]4314
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4315// These are the replaceable SSE instructions. Some of these have Int variants
4316// that we don't include here. We don't want to replace instructions selected
4317// by intrinsics.
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]4318static const uint16_t ReplaceableInstrs[][3] = {
Bruno Cardoso Lopes4d043622010-08-12 02:08:52 +0000[diff] [blame]4319 //PackedSingle PackedDouble PackedInt
Jakob Stoklund Olesen357be7f2010-03-30 22:46:53 +0000[diff] [blame]4320 { X86::MOVAPSmr, X86::MOVAPDmr, X86::MOVDQAmr },
4321 { X86::MOVAPSrm, X86::MOVAPDrm, X86::MOVDQArm },
4322 { X86::MOVAPSrr, X86::MOVAPDrr, X86::MOVDQArr },
4323 { X86::MOVUPSmr, X86::MOVUPDmr, X86::MOVDQUmr },
4324 { X86::MOVUPSrm, X86::MOVUPDrm, X86::MOVDQUrm },
4325 { X86::MOVNTPSmr, X86::MOVNTPDmr, X86::MOVNTDQmr },
4326 { X86::ANDNPSrm, X86::ANDNPDrm, X86::PANDNrm },
4327 { X86::ANDNPSrr, X86::ANDNPDrr, X86::PANDNrr },
4328 { X86::ANDPSrm, X86::ANDPDrm, X86::PANDrm },
4329 { X86::ANDPSrr, X86::ANDPDrr, X86::PANDrr },
4330 { X86::ORPSrm, X86::ORPDrm, X86::PORrm },
4331 { X86::ORPSrr, X86::ORPDrr, X86::PORrr },
4332 { X86::XORPSrm, X86::XORPDrm, X86::PXORrm },
4333 { X86::XORPSrr, X86::XORPDrr, X86::PXORrr },
Bruno Cardoso Lopes642eb022010-08-12 20:20:53 +0000[diff] [blame]4334 // AVX 128-bit support
4335 { X86::VMOVAPSmr, X86::VMOVAPDmr, X86::VMOVDQAmr },
4336 { X86::VMOVAPSrm, X86::VMOVAPDrm, X86::VMOVDQArm },
4337 { X86::VMOVAPSrr, X86::VMOVAPDrr, X86::VMOVDQArr },
4338 { X86::VMOVUPSmr, X86::VMOVUPDmr, X86::VMOVDQUmr },
4339 { X86::VMOVUPSrm, X86::VMOVUPDrm, X86::VMOVDQUrm },
4340 { X86::VMOVNTPSmr, X86::VMOVNTPDmr, X86::VMOVNTDQmr },
4341 { X86::VANDNPSrm, X86::VANDNPDrm, X86::VPANDNrm },
4342 { X86::VANDNPSrr, X86::VANDNPDrr, X86::VPANDNrr },
4343 { X86::VANDPSrm, X86::VANDPDrm, X86::VPANDrm },
4344 { X86::VANDPSrr, X86::VANDPDrr, X86::VPANDrr },
4345 { X86::VORPSrm, X86::VORPDrm, X86::VPORrm },
4346 { X86::VORPSrr, X86::VORPDrr, X86::VPORrr },
Bruno Cardoso Lopes642eb022010-08-12 20:20:53 +0000[diff] [blame]4347 { X86::VXORPSrm, X86::VXORPDrm, X86::VPXORrm },
4348 { X86::VXORPSrr, X86::VXORPDrr, X86::VPXORrr },
Bruno Cardoso Lopes62f67f82011-07-14 18:50:58 +0000[diff] [blame]4349 // AVX 256-bit support
4350 { X86::VMOVAPSYmr, X86::VMOVAPDYmr, X86::VMOVDQAYmr },
4351 { X86::VMOVAPSYrm, X86::VMOVAPDYrm, X86::VMOVDQAYrm },
4352 { X86::VMOVAPSYrr, X86::VMOVAPDYrr, X86::VMOVDQAYrr },
4353 { X86::VMOVUPSYmr, X86::VMOVUPDYmr, X86::VMOVDQUYmr },
4354 { X86::VMOVUPSYrm, X86::VMOVUPDYrm, X86::VMOVDQUYrm },
Craig Topper4c077a12011-11-15 05:55:35 +0000[diff] [blame]4355 { X86::VMOVNTPSYmr, X86::VMOVNTPDYmr, X86::VMOVNTDQYmr }
4356};
4357
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]4358static const uint16_t ReplaceableInstrsAVX2[][3] = {
Craig Topper4c077a12011-11-15 05:55:35 +0000[diff] [blame]4359 //PackedSingle PackedDouble PackedInt
Craig Topperb80ada92011-11-09 09:37:21 +0000[diff] [blame]4360 { X86::VANDNPSYrm, X86::VANDNPDYrm, X86::VPANDNYrm },
4361 { X86::VANDNPSYrr, X86::VANDNPDYrr, X86::VPANDNYrr },
4362 { X86::VANDPSYrm, X86::VANDPDYrm, X86::VPANDYrm },
4363 { X86::VANDPSYrr, X86::VANDPDYrr, X86::VPANDYrr },
4364 { X86::VORPSYrm, X86::VORPDYrm, X86::VPORYrm },
4365 { X86::VORPSYrr, X86::VORPDYrr, X86::VPORYrr },
4366 { X86::VXORPSYrm, X86::VXORPDYrm, X86::VPXORYrm },
Craig Topperfe2a6c52011-11-29 05:37:58 +0000[diff] [blame]4367 { X86::VXORPSYrr, X86::VXORPDYrr, X86::VPXORYrr },
4368 { X86::VEXTRACTF128mr, X86::VEXTRACTF128mr, X86::VEXTRACTI128mr },
4369 { X86::VEXTRACTF128rr, X86::VEXTRACTF128rr, X86::VEXTRACTI128rr },
4370 { X86::VINSERTF128rm, X86::VINSERTF128rm, X86::VINSERTI128rm },
4371 { X86::VINSERTF128rr, X86::VINSERTF128rr, X86::VINSERTI128rr },
4372 { X86::VPERM2F128rm, X86::VPERM2F128rm, X86::VPERM2I128rm },
4373 { X86::VPERM2F128rr, X86::VPERM2F128rr, X86::VPERM2I128rr }
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4374};
Jakob Stoklund Olesen352aa502010-03-25 17:25:00 +0000[diff] [blame]4375
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4376// FIXME: Some shuffle and unpack instructions have equivalents in different
4377// domains, but they require a bit more work than just switching opcodes.
Jakob Stoklund Olesen352aa502010-03-25 17:25:00 +0000[diff] [blame]4378
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]4379static const uint16_t *lookup(unsigned opcode, unsigned domain) {
Jakob Stoklund Olesen352aa502010-03-25 17:25:00 +0000[diff] [blame]4380 for (unsigned i = 0, e = array_lengthof(ReplaceableInstrs); i != e; ++i)
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4381 if (ReplaceableInstrs[i][domain-1] == opcode)
4382 return ReplaceableInstrs[i];
Craig Topper44ec9fd2011-11-15 06:39:01 +0000[diff] [blame]4383 return 0;
4384}
4385
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]4386static const uint16_t *lookupAVX2(unsigned opcode, unsigned domain) {
Craig Topper44ec9fd2011-11-15 06:39:01 +0000[diff] [blame]4387 for (unsigned i = 0, e = array_lengthof(ReplaceableInstrsAVX2); i != e; ++i)
4388 if (ReplaceableInstrsAVX2[i][domain-1] == opcode)
4389 return ReplaceableInstrsAVX2[i];
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4390 return 0;
4391}
4392
4393std::pair<uint16_t, uint16_t>
Jakob Stoklund Olesen98e933f2011-09-27 22:57:18 +0000[diff] [blame]4394X86InstrInfo::getExecutionDomain(const MachineInstr *MI) const {
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4395 uint16_t domain = (MI->getDesc().TSFlags >> X86II::SSEDomainShift) & 3;
Craig Topper4c077a12011-11-15 05:55:35 +0000[diff] [blame]4396 bool hasAVX2 = TM.getSubtarget<X86Subtarget>().hasAVX2();
Craig Topper44ec9fd2011-11-15 06:39:01 +0000[diff] [blame]4397 uint16_t validDomains = 0;
4398 if (domain && lookup(MI->getOpcode(), domain))
4399 validDomains = 0xe;
4400 else if (domain && lookupAVX2(MI->getOpcode(), domain))
4401 validDomains = hasAVX2 ? 0xe : 0x6;
4402 return std::make_pair(domain, validDomains);
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4403}
4404
Jakob Stoklund Olesen98e933f2011-09-27 22:57:18 +0000[diff] [blame]4405void X86InstrInfo::setExecutionDomain(MachineInstr *MI, unsigned Domain) const {
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4406 assert(Domain>0 && Domain<4 && "Invalid execution domain");
4407 uint16_t dom = (MI->getDesc().TSFlags >> X86II::SSEDomainShift) & 3;
4408 assert(dom && "Not an SSE instruction");
Craig Topper72051bf2012-03-09 07:45:21 +0000[diff] [blame]4409 const uint16_t *table = lookup(MI->getOpcode(), dom);
Jakob Stoklund Olesen7f5e43f2011-11-23 04:03:08 +0000[diff] [blame]4410 if (!table) { // try the other table
4411 assert((TM.getSubtarget<X86Subtarget>().hasAVX2() || Domain < 3) &&
4412 "256-bit vector operations only available in AVX2");
Craig Topper44ec9fd2011-11-15 06:39:01 +0000[diff] [blame]4413 table = lookupAVX2(MI->getOpcode(), dom);
Jakob Stoklund Olesen7f5e43f2011-11-23 04:03:08 +0000[diff] [blame]4414 }
Jakob Stoklund Olesene4b94b42010-03-29 23:24:21 +0000[diff] [blame]4415 assert(table && "Cannot change domain");
4416 MI->setDesc(get(table[Domain-1]));
Jakob Stoklund Olesen352aa502010-03-25 17:25:00 +0000[diff] [blame]4417}
Chris Lattneree9eb412010-04-26 23:37:21 +0000[diff] [blame]4418
4419/// getNoopForMachoTarget - Return the noop instruction to use for a noop.
4420void X86InstrInfo::getNoopForMachoTarget(MCInst &NopInst) const {
4421 NopInst.setOpcode(X86::NOOP);
4422}
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4423
Andrew Tricke0ef5092011-03-05 08:00:22 +0000[diff] [blame]4424bool X86InstrInfo::isHighLatencyDef(int opc) const {
4425 switch (opc) {
Evan Cheng23128422010-10-19 18:58:51 +0000[diff] [blame]4426 default: return false;
4427 case X86::DIVSDrm:
4428 case X86::DIVSDrm_Int:
4429 case X86::DIVSDrr:
4430 case X86::DIVSDrr_Int:
4431 case X86::DIVSSrm:
4432 case X86::DIVSSrm_Int:
4433 case X86::DIVSSrr:
4434 case X86::DIVSSrr_Int:
4435 case X86::SQRTPDm:
4436 case X86::SQRTPDm_Int:
4437 case X86::SQRTPDr:
4438 case X86::SQRTPDr_Int:
4439 case X86::SQRTPSm:
4440 case X86::SQRTPSm_Int:
4441 case X86::SQRTPSr:
4442 case X86::SQRTPSr_Int:
4443 case X86::SQRTSDm:
4444 case X86::SQRTSDm_Int:
4445 case X86::SQRTSDr:
4446 case X86::SQRTSDr_Int:
4447 case X86::SQRTSSm:
4448 case X86::SQRTSSm_Int:
4449 case X86::SQRTSSr:
4450 case X86::SQRTSSr_Int:
Bruno Cardoso Lopesb4e905d2011-09-15 22:15:52 +0000[diff] [blame]4451 // AVX instructions with high latency
4452 case X86::VDIVSDrm:
4453 case X86::VDIVSDrm_Int:
4454 case X86::VDIVSDrr:
4455 case X86::VDIVSDrr_Int:
4456 case X86::VDIVSSrm:
4457 case X86::VDIVSSrm_Int:
4458 case X86::VDIVSSrr:
4459 case X86::VDIVSSrr_Int:
4460 case X86::VSQRTPDm:
4461 case X86::VSQRTPDm_Int:
4462 case X86::VSQRTPDr:
4463 case X86::VSQRTPDr_Int:
4464 case X86::VSQRTPSm:
4465 case X86::VSQRTPSm_Int:
4466 case X86::VSQRTPSr:
4467 case X86::VSQRTPSr_Int:
4468 case X86::VSQRTSDm:
4469 case X86::VSQRTSDm_Int:
4470 case X86::VSQRTSDr:
4471 case X86::VSQRTSSm:
4472 case X86::VSQRTSSm_Int:
4473 case X86::VSQRTSSr:
Evan Cheng23128422010-10-19 18:58:51 +0000[diff] [blame]4474 return true;
4475 }
4476}
4477
Andrew Tricke0ef5092011-03-05 08:00:22 +0000[diff] [blame]4478bool X86InstrInfo::
4479hasHighOperandLatency(const InstrItineraryData *ItinData,
4480 const MachineRegisterInfo *MRI,
4481 const MachineInstr *DefMI, unsigned DefIdx,
4482 const MachineInstr *UseMI, unsigned UseIdx) const {
4483 return isHighLatencyDef(DefMI->getOpcode());
4484}
4485
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4486namespace {
4487 /// CGBR - Create Global Base Reg pass. This initializes the PIC
4488 /// global base register for x86-32.
4489 struct CGBR : public MachineFunctionPass {
4490 static char ID;
Owen Anderson90c579d2010-08-06 18:33:48 +0000[diff] [blame]4491 CGBR() : MachineFunctionPass(ID) {}
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4492
4493 virtual bool runOnMachineFunction(MachineFunction &MF) {
4494 const X86TargetMachine *TM =
4495 static_cast<const X86TargetMachine *>(&MF.getTarget());
4496
4497 assert(!TM->getSubtarget<X86Subtarget>().is64Bit() &&
4498 "X86-64 PIC uses RIP relative addressing");
4499
4500 // Only emit a global base reg in PIC mode.
4501 if (TM->getRelocationModel() != Reloc::PIC_)
4502 return false;
4503
Dan Gohmand8c0a512010-09-17 20:24:24 +0000[diff] [blame]4504 X86MachineFunctionInfo *X86FI = MF.getInfo<X86MachineFunctionInfo>();
4505 unsigned GlobalBaseReg = X86FI->getGlobalBaseReg();
4506
4507 // If we didn't need a GlobalBaseReg, don't insert code.
4508 if (GlobalBaseReg == 0)
4509 return false;
4510
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4511 // Insert the set of GlobalBaseReg into the first MBB of the function
4512 MachineBasicBlock &FirstMBB = MF.front();
4513 MachineBasicBlock::iterator MBBI = FirstMBB.begin();
4514 DebugLoc DL = FirstMBB.findDebugLoc(MBBI);
4515 MachineRegisterInfo &RegInfo = MF.getRegInfo();
4516 const X86InstrInfo *TII = TM->getInstrInfo();
4517
4518 unsigned PC;
4519 if (TM->getSubtarget<X86Subtarget>().isPICStyleGOT())
Craig Topperc9099502012-04-20 06:31:50 +0000[diff] [blame]4520 PC = RegInfo.createVirtualRegister(&X86::GR32RegClass);
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4521 else
Dan Gohmand8c0a512010-09-17 20:24:24 +0000[diff] [blame]4522 PC = GlobalBaseReg;
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]4523
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4524 // Operand of MovePCtoStack is completely ignored by asm printer. It's
4525 // only used in JIT code emission as displacement to pc.
4526 BuildMI(FirstMBB, MBBI, DL, TII->get(X86::MOVPC32r), PC).addImm(0);
NAKAMURA Takumie5fffe92011-01-26 02:03:37 +0000[diff] [blame]4527
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4528 // If we're using vanilla 'GOT' PIC style, we should use relative addressing
4529 // not to pc, but to _GLOBAL_OFFSET_TABLE_ external.
4530 if (TM->getSubtarget<X86Subtarget>().isPICStyleGOT()) {
Dan Gohman84023e02010-07-10 09:00:22 +0000[diff] [blame]4531 // Generate addl $__GLOBAL_OFFSET_TABLE_ + [.-piclabel], %some_register
4532 BuildMI(FirstMBB, MBBI, DL, TII->get(X86::ADD32ri), GlobalBaseReg)
4533 .addReg(PC).addExternalSymbol("_GLOBAL_OFFSET_TABLE_",
4534 X86II::MO_GOT_ABSOLUTE_ADDRESS);
4535 }
4536
4537 return true;
4538 }
4539
4540 virtual const char *getPassName() const {
4541 return "X86 PIC Global Base Reg Initialization";
4542 }
4543
4544 virtual void getAnalysisUsage(AnalysisUsage &AU) const {
4545 AU.setPreservesCFG();
4546 MachineFunctionPass::getAnalysisUsage(AU);
4547 }
4548 };
4549}
4550
4551char CGBR::ID = 0;
4552FunctionPass*
4553llvm::createGlobalBaseRegPass() { return new CGBR(); }
Hans Wennborgf0234fc2012-06-01 16:27:21 +0000[diff] [blame]4554
4555namespace {
4556 struct LDTLSCleanup : public MachineFunctionPass {
4557 static char ID;
4558 LDTLSCleanup() : MachineFunctionPass(ID) {}
4559
4560 virtual bool runOnMachineFunction(MachineFunction &MF) {
4561 X86MachineFunctionInfo* MFI = MF.getInfo<X86MachineFunctionInfo>();
4562 if (MFI->getNumLocalDynamicTLSAccesses() < 2) {
4563 // No point folding accesses if there isn't at least two.
4564 return false;
4565 }
4566
4567 MachineDominatorTree *DT = &getAnalysis<MachineDominatorTree>();
4568 return VisitNode(DT->getRootNode(), 0);
4569 }
4570
4571 // Visit the dominator subtree rooted at Node in pre-order.
4572 // If TLSBaseAddrReg is non-null, then use that to replace any
4573 // TLS_base_addr instructions. Otherwise, create the register
4574 // when the first such instruction is seen, and then use it
4575 // as we encounter more instructions.
4576 bool VisitNode(MachineDomTreeNode *Node, unsigned TLSBaseAddrReg) {
4577 MachineBasicBlock *BB = Node->getBlock();
4578 bool Changed = false;
4579
4580 // Traverse the current block.
4581 for (MachineBasicBlock::iterator I = BB->begin(), E = BB->end(); I != E;
4582 ++I) {
4583 switch (I->getOpcode()) {
4584 case X86::TLS_base_addr32:
4585 case X86::TLS_base_addr64:
4586 if (TLSBaseAddrReg)
4587 I = ReplaceTLSBaseAddrCall(I, TLSBaseAddrReg);
4588 else
4589 I = SetRegister(I, &TLSBaseAddrReg);
4590 Changed = true;
4591 break;
4592 default:
4593 break;
4594 }
4595 }
4596
4597 // Visit the children of this block in the dominator tree.
4598 for (MachineDomTreeNode::iterator I = Node->begin(), E = Node->end();
4599 I != E; ++I) {
4600 Changed |= VisitNode(*I, TLSBaseAddrReg);
4601 }
4602
4603 return Changed;
4604 }
4605
4606 // Replace the TLS_base_addr instruction I with a copy from
4607 // TLSBaseAddrReg, returning the new instruction.
4608 MachineInstr *ReplaceTLSBaseAddrCall(MachineInstr *I,
4609 unsigned TLSBaseAddrReg) {
4610 MachineFunction *MF = I->getParent()->getParent();
4611 const X86TargetMachine *TM =
4612 static_cast<const X86TargetMachine *>(&MF->getTarget());
4613 const bool is64Bit = TM->getSubtarget<X86Subtarget>().is64Bit();
4614 const X86InstrInfo *TII = TM->getInstrInfo();
4615
4616 // Insert a Copy from TLSBaseAddrReg to RAX/EAX.
4617 MachineInstr *Copy = BuildMI(*I->getParent(), I, I->getDebugLoc(),
4618 TII->get(TargetOpcode::COPY),
4619 is64Bit ? X86::RAX : X86::EAX)
4620 .addReg(TLSBaseAddrReg);
4621
4622 // Erase the TLS_base_addr instruction.
4623 I->eraseFromParent();
4624
4625 return Copy;
4626 }
4627
4628 // Create a virtal register in *TLSBaseAddrReg, and populate it by
4629 // inserting a copy instruction after I. Returns the new instruction.
4630 MachineInstr *SetRegister(MachineInstr *I, unsigned *TLSBaseAddrReg) {
4631 MachineFunction *MF = I->getParent()->getParent();
4632 const X86TargetMachine *TM =
4633 static_cast<const X86TargetMachine *>(&MF->getTarget());
4634 const bool is64Bit = TM->getSubtarget<X86Subtarget>().is64Bit();
4635 const X86InstrInfo *TII = TM->getInstrInfo();
4636
4637 // Create a virtual register for the TLS base address.
4638 MachineRegisterInfo &RegInfo = MF->getRegInfo();
4639 *TLSBaseAddrReg = RegInfo.createVirtualRegister(is64Bit
4640 ? &X86::GR64RegClass
4641 : &X86::GR32RegClass);
4642
4643 // Insert a copy from RAX/EAX to TLSBaseAddrReg.
4644 MachineInstr *Next = I->getNextNode();
4645 MachineInstr *Copy = BuildMI(*I->getParent(), Next, I->getDebugLoc(),
4646 TII->get(TargetOpcode::COPY),
4647 *TLSBaseAddrReg)
4648 .addReg(is64Bit ? X86::RAX : X86::EAX);
4649
4650 return Copy;
4651 }
4652
4653 virtual const char *getPassName() const {
4654 return "Local Dynamic TLS Access Clean-up";
4655 }
4656
4657 virtual void getAnalysisUsage(AnalysisUsage &AU) const {
4658 AU.setPreservesCFG();
4659 AU.addRequired<MachineDominatorTree>();
4660 MachineFunctionPass::getAnalysisUsage(AU);
4661 }
4662 };
4663}
4664
4665char LDTLSCleanup::ID = 0;
4666FunctionPass*
4667llvm::createCleanupLocalDynamicTLSPass() { return new LDTLSCleanup(); }