blob: ae0aaea9e09826178eba7ec26d133cd97d042a97 [file] [log] [blame]
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +10001config PPC64
2 bool "64-bit kernel"
3 default n
Frederic Weisbeckerb9527412012-06-16 15:39:34 +02004 select HAVE_VIRT_CPU_ACCOUNTING
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +10005 help
6 This option selects whether a 32-bit or a 64-bit kernel
7 will be built.
8
9menu "Processor support"
10choice
11 prompt "Processor Type"
12 depends on PPC32
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100013 help
Arnd Bergmannb9fd3052007-06-18 01:06:52 +020014 There are five families of 32 bit PowerPC chips supported.
15 The most common ones are the desktop and server CPUs (601, 603,
16 604, 740, 750, 74xx) CPUs from Freescale and IBM, with their
John Rigbye177edc2008-01-29 04:28:53 +110017 embedded 512x/52xx/82xx/83xx/86xx counterparts.
Arnd Bergmannb9fd3052007-06-18 01:06:52 +020018 The other embeeded parts, namely 4xx, 8xx, e200 (55xx) and e500
19 (85xx) each form a family of their own that is not compatible
20 with the others.
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100021
Arnd Bergmannb9fd3052007-06-18 01:06:52 +020022 If unsure, select 52xx/6xx/7xx/74xx/82xx/83xx/86xx.
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100023
Benjamin Herrenschmidt48c93112009-06-14 14:45:50 +000024config PPC_BOOK3S_32
John Rigbye177edc2008-01-29 04:28:53 +110025 bool "512x/52xx/6xx/7xx/74xx/82xx/83xx/86xx"
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100026 select PPC_FPU
27
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100028config PPC_85xx
29 bool "Freescale 85xx"
30 select E500
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100031
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100032config PPC_8xx
33 bool "Freescale 8xx"
34 select FSL_SOC
35 select 8xx
Sylvain Munaut1088a202007-09-16 20:53:25 +100036 select PPC_LIB_RHEAP
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100037
38config 40x
39 bool "AMCC 40x"
40 select PPC_DCR_NATIVE
Benjamin Herrenschmidt9dae8af2007-12-21 15:39:26 +110041 select PPC_UDBG_16550
Stefan Roese93173ce2008-03-28 01:43:31 +110042 select 4xx_SOC
John Rigbyb5005632008-06-26 11:07:56 -060043 select PPC_PCI_CHOICE
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100044
45config 44x
Dave Kleikampe7f75ad2010-03-05 10:43:12 +000046 bool "AMCC 44x, 46x or 47x"
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100047 select PPC_DCR_NATIVE
Valentine Barshak1d5499b2007-10-18 22:55:13 +100048 select PPC_UDBG_16550
Stefan Roese93173ce2008-03-28 01:43:31 +110049 select 4xx_SOC
John Rigbyb5005632008-06-26 11:07:56 -060050 select PPC_PCI_CHOICE
Becky Bruce4ee70842008-09-24 11:01:24 -050051 select PHYS_64BIT
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +100052
53config E200
54 bool "Freescale e200"
55
56endchoice
57
Benjamin Herrenschmidt2d27cfd2009-07-23 23:15:59 +000058choice
59 prompt "Processor Type"
Benjamin Herrenschmidt5b7c3c92009-06-02 21:17:37 +000060 depends on PPC64
Benjamin Herrenschmidt2d27cfd2009-07-23 23:15:59 +000061 help
62 There are two families of 64 bit PowerPC chips supported.
63 The most common ones are the desktop and server CPUs
64 (POWER3, RS64, POWER4, POWER5, POWER5+, POWER6, ...)
65
66 The other are the "embedded" processors compliant with the
67 "Book 3E" variant of the architecture
68
69config PPC_BOOK3S_64
70 bool "Server processors"
Benjamin Herrenschmidt5b7c3c92009-06-02 21:17:37 +000071 select PPC_FPU
Kumar Gala5adfd342011-07-13 05:00:41 +000072 select PPC_HAVE_PMU_SUPPORT
Becky Bruce41151e72011-06-28 09:54:48 +000073 select SYS_SUPPORTS_HUGETLBFS
Aneesh Kumar K.V074c2ea2013-06-20 14:30:15 +053074 select HAVE_ARCH_TRANSPARENT_HUGEPAGE if PPC_64K_PAGES
Benjamin Herrenschmidt5b7c3c92009-06-02 21:17:37 +000075
Benjamin Herrenschmidt2d27cfd2009-07-23 23:15:59 +000076config PPC_BOOK3E_64
77 bool "Embedded processors"
78 select PPC_FPU # Make it a choice ?
Milton Miller1ece3552011-05-10 19:29:42 +000079 select PPC_SMP_MUXED_IPI
Ian Munsie440bc682012-11-14 18:49:49 +000080 select PPC_DOORBELL
Benjamin Herrenschmidt2d27cfd2009-07-23 23:15:59 +000081
82endchoice
83
Anton Blanchardd23c6fb2012-04-17 18:45:28 +000084choice
85 prompt "CPU selection"
86 depends on PPC64
87 default GENERIC_CPU
88 help
89 This will create a kernel which is optimised for a particular CPU.
90 The resulting kernel may not run on other CPUs, so use this with care.
91
92 If unsure, select Generic.
93
94config GENERIC_CPU
95 bool "Generic"
96
97config CELL_CPU
98 bool "Cell Broadband Engine"
99
100config POWER4_CPU
101 bool "POWER4"
102
103config POWER5_CPU
104 bool "POWER5"
105
106config POWER6_CPU
107 bool "POWER6"
108
109config POWER7_CPU
110 bool "POWER7"
111
112endchoice
113
Benjamin Herrenschmidt48c93112009-06-14 14:45:50 +0000114config PPC_BOOK3S
115 def_bool y
116 depends on PPC_BOOK3S_32 || PPC_BOOK3S_64
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +0000117
Benjamin Herrenschmidt2d27cfd2009-07-23 23:15:59 +0000118config PPC_BOOK3E
119 def_bool y
120 depends on PPC_BOOK3E_64
121
Benjamin Herrenschmidt5b7c3c92009-06-02 21:17:37 +0000122config 6xx
123 def_bool y
124 depends on PPC32 && PPC_BOOK3S
Paul Mackerras73259272009-06-17 21:53:51 +1000125 select PPC_HAVE_PMU_SUPPORT
Benjamin Herrenschmidt5b7c3c92009-06-02 21:17:37 +0000126
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000127config POWER3
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +0000128 depends on PPC64 && PPC_BOOK3S
Paul Bolleff2d7582013-03-11 13:44:55 +0000129 def_bool y
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000130
131config POWER4
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +0000132 depends on PPC64 && PPC_BOOK3S
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000133 def_bool y
134
Benjamin Herrenschmidt76b4eda2011-04-14 22:32:01 +0000135config PPC_A2
136 bool
137 depends on PPC_BOOK3E_64
138
Arnd Bergmann3164ccc2007-09-15 10:21:57 +1000139config TUNE_CELL
140 bool "Optimize for Cell Broadband Engine"
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +0000141 depends on PPC64 && PPC_BOOK3S
Arnd Bergmann3164ccc2007-09-15 10:21:57 +1000142 help
143 Cause the compiler to optimize for the PPE of the Cell Broadband
144 Engine. This will make the code run considerably faster on Cell
145 but somewhat slower on other machines. This option only changes
146 the scheduling of instructions, not the selection of instructions
147 itself, so the resulting kernel will keep running on all other
Paul Bolleff2d7582013-03-11 13:44:55 +0000148 machines.
Arnd Bergmann3164ccc2007-09-15 10:21:57 +1000149
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000150# this is temp to handle compat with arch=ppc
151config 8xx
152 bool
153
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000154config E500
Andy Fleming39aef682008-02-04 18:27:55 -0600155 select FSL_EMB_PERFMON
Kumar Gala4490c062010-10-08 08:32:11 -0500156 select PPC_FSL_BOOK3E
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000157 bool
158
Kumar Gala3dfa8772008-06-16 09:41:32 -0500159config PPC_E500MC
160 bool "e500mc Support"
161 select PPC_FPU
162 depends on E500
Scott Wood96530182012-07-10 19:26:48 -0500163 help
164 This must be enabled for running on e500mc (and derivatives
165 such as e5500/e6500), and must be disabled for running on
166 e500v1 or e500v2.
Kumar Gala3dfa8772008-06-16 09:41:32 -0500167
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000168config PPC_FPU
169 bool
170 default y if PPC64
171
Kumar Gala5753c082009-10-16 18:31:48 -0500172config FSL_EMB_PERFMON
173 bool "Freescale Embedded Perfmon"
174 depends on E500 || PPC_83xx
175 help
176 This is the Performance Monitor support found on the e500 core
177 and some e300 cores (c3 and c4). Select this only if your
178 core supports the Embedded Performance Monitor APU
179
Scott Wooda1110652010-02-25 18:09:45 -0600180config FSL_EMB_PERF_EVENT
181 bool
182 depends on FSL_EMB_PERFMON && PERF_EVENTS && !PPC_PERF_CTRS
183 default y
184
185config FSL_EMB_PERF_EVENT_E500
186 bool
187 depends on FSL_EMB_PERF_EVENT && E500
188 default y
189
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000190config 4xx
191 bool
192 depends on 40x || 44x
193 default y
194
195config BOOKE
196 bool
Benjamin Herrenschmidt2d27cfd2009-07-23 23:15:59 +0000197 depends on E200 || E500 || 44x || PPC_BOOK3E
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000198 default y
199
200config FSL_BOOKE
201 bool
Kumar Gala4490c062010-10-08 08:32:11 -0500202 depends on (E200 || E500) && PPC32
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000203 default y
204
Kumar Gala4490c062010-10-08 08:32:11 -0500205# this is for common code between PPC32 & PPC64 FSL BOOKE
206config PPC_FSL_BOOK3E
207 bool
208 select FSL_EMB_PERFMON
Milton Miller1ece3552011-05-10 19:29:42 +0000209 select PPC_SMP_MUXED_IPI
Becky Brucea475c8e2011-10-10 10:50:44 +0000210 select SYS_SUPPORTS_HUGETLBFS if PHYS_64BIT || PPC64
Ian Munsie440bc682012-11-14 18:49:49 +0000211 select PPC_DOORBELL
Kumar Gala4490c062010-10-08 08:32:11 -0500212 default y if FSL_BOOKE
Andy Fleming39aef682008-02-04 18:27:55 -0600213
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000214config PTE_64BIT
215 bool
Becky Bruce4ee70842008-09-24 11:01:24 -0500216 depends on 44x || E500 || PPC_86xx
217 default y if PHYS_64BIT
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000218
219config PHYS_64BIT
Becky Bruce4ee70842008-09-24 11:01:24 -0500220 bool 'Large physical address support' if E500 || PPC_86xx
221 depends on (44x || E500 || PPC_86xx) && !PPC_83xx && !PPC_82xx
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000222 ---help---
223 This option enables kernel support for larger than 32-bit physical
Becky Bruce4ee70842008-09-24 11:01:24 -0500224 addresses. This feature may not be available on all cores.
225
226 If you have more than 3.5GB of RAM or so, you also need to enable
227 SWIOTLB under Kernel Options for this to work. The actual number
228 is platform-dependent.
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000229
230 If in doubt, say N here.
231
232config ALTIVEC
233 bool "AltiVec Support"
Kumar Galacd66cc22012-09-07 15:57:17 -0500234 depends on 6xx || POWER4 || (PPC_E500MC && PPC64)
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000235 ---help---
236 This option enables kernel support for the Altivec extensions to the
237 PowerPC processor. The kernel currently supports saving and restoring
238 altivec registers, and turning on the 'altivec enable' bit so user
239 processes can execute altivec instructions.
240
241 This option is only usefully if you have a processor that supports
242 altivec (G4, otherwise known as 74xx series), but does not have
243 any affect on a non-altivec cpu (it does, however add code to the
244 kernel).
245
246 If in doubt, say Y here.
247
Michael Neuling96d5b522008-06-25 14:07:18 +1000248config VSX
249 bool "VSX Support"
250 depends on POWER4 && ALTIVEC && PPC_FPU
251 ---help---
252
253 This option enables kernel support for the Vector Scaler extensions
254 to the PowerPC processor. The kernel currently supports saving and
255 restoring VSX registers, and turning on the 'VSX enable' bit so user
256 processes can execute VSX instructions.
257
258 This option is only useful if you have a processor that supports
259 VSX (P7 and above), but does not have any affect on a non-VSX
260 CPUs (it does, however add code to the kernel).
261
262 If in doubt, say Y here.
263
Tseng-Hui (Frank) Lin851d2e22011-05-02 20:43:04 +0000264config PPC_ICSWX
265 bool "Support for PowerPC icswx coprocessor instruction"
Jimi Xenidisfac26ad2011-09-29 10:55:13 +0000266 depends on POWER4 || PPC_A2
Tseng-Hui (Frank) Lin851d2e22011-05-02 20:43:04 +0000267 default n
268 ---help---
269
270 This option enables kernel support for the PowerPC Initiate
271 Coprocessor Store Word (icswx) coprocessor instruction on POWER7
272 or newer processors.
273
274 This option is only useful if you have a processor that supports
275 the icswx coprocessor instruction. It does not have any effect
276 on processors without the icswx coprocessor instruction.
277
278 This option slightly increases kernel memory usage.
279
280 If in doubt, say N here.
281
Jimi Xenidis9d670282011-09-29 10:55:12 +0000282config PPC_ICSWX_PID
283 bool "icswx requires direct PID management"
284 depends on PPC_ICSWX && POWER4
285 default y
286 ---help---
Jimi Xenidisc3dcf532011-09-29 10:55:14 +0000287 The PID register in server is used explicitly for ICSWX. In
Masanari Iida6b2aac42012-04-14 00:14:11 +0900288 embedded systems PID management is done by the system.
Jimi Xenidis9d670282011-09-29 10:55:12 +0000289
Jimi Xenidisc3dcf532011-09-29 10:55:14 +0000290config PPC_ICSWX_USE_SIGILL
291 bool "Should a bad CT cause a SIGILL?"
292 depends on PPC_ICSWX
293 default n
294 ---help---
295 Should a bad CT used for "non-record form ICSWX" cause an
Masanari Iida6b2aac42012-04-14 00:14:11 +0900296 illegal instruction signal or should it be silent as
Jimi Xenidisc3dcf532011-09-29 10:55:14 +0000297 architected.
298
299 If in doubt, say N here.
300
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000301config SPE
302 bool "SPE Support"
Kumar Gala3dfa8772008-06-16 09:41:32 -0500303 depends on E200 || (E500 && !PPC_E500MC)
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000304 default y
305 ---help---
306 This option enables kernel support for the Signal Processing
307 Extensions (SPE) to the PowerPC processor. The kernel currently
308 supports saving and restoring SPE registers, and turning on the
309 'spe enable' bit so user processes can execute SPE instructions.
310
311 This option is only useful if you have a processor that supports
312 SPE (e500, otherwise known as 85xx series), but does not have any
313 effect on a non-spe cpu (it does, however add code to the kernel).
314
315 If in doubt, say Y here.
316
317config PPC_STD_MMU
Benjamin Herrenschmidt5b7c3c92009-06-02 21:17:37 +0000318 def_bool y
319 depends on PPC_BOOK3S
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000320
321config PPC_STD_MMU_32
322 def_bool y
323 depends on PPC_STD_MMU && PPC32
324
Benjamin Herrenschmidt5e696612008-12-18 19:13:24 +0000325config PPC_STD_MMU_64
326 def_bool y
327 depends on PPC_STD_MMU && PPC64
328
329config PPC_MMU_NOHASH
330 def_bool y
331 depends on !PPC_STD_MMU
332
Kumar Gala70fe3af2009-02-12 16:12:40 -0600333config PPC_BOOK3E_MMU
334 def_bool y
Benjamin Herrenschmidt2d27cfd2009-07-23 23:15:59 +0000335 depends on FSL_BOOKE || PPC_BOOK3E
Kumar Gala70fe3af2009-02-12 16:12:40 -0600336
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000337config PPC_MM_SLICES
338 bool
Becky Brucea475c8e2011-10-10 10:50:44 +0000339 default y if (!PPC_FSL_BOOK3E && PPC64 && HUGETLB_PAGE) || (PPC_STD_MMU_64 && PPC_64K_PAGES)
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000340 default n
341
Paul Mackerras105988c2009-06-17 21:50:04 +1000342config PPC_HAVE_PMU_SUPPORT
343 bool
344
345config PPC_PERF_CTRS
346 def_bool y
Ingo Molnarcdd6c482009-09-21 12:02:48 +0200347 depends on PERF_EVENTS && PPC_HAVE_PMU_SUPPORT
Paul Mackerras105988c2009-06-17 21:50:04 +1000348 help
Ingo Molnarcdd6c482009-09-21 12:02:48 +0200349 This enables the powerpc-specific perf_event back-end.
Paul Mackerras105988c2009-06-17 21:50:04 +1000350
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000351config SMP
Dave Kleikampe7f75ad2010-03-05 10:43:12 +0000352 depends on PPC_BOOK3S || PPC_BOOK3E || FSL_BOOKE || PPC_47x
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000353 bool "Symmetric multi-processing support"
354 ---help---
355 This enables support for systems with more than one CPU. If you have
356 a system with only one CPU, say N. If you have a system with more
357 than one CPU, say Y. Note that the kernel does not currently
358 support SMP machines with 603/603e/603ev or PPC750 ("G3") processors
359 since they have inadequate hardware support for multiprocessor
360 operation.
361
362 If you say N here, the kernel will run on single and multiprocessor
363 machines, but will use only one CPU of a multiprocessor machine. If
364 you say Y here, the kernel will run on single-processor machines.
365 On a single-processor machine, the kernel will run faster if you say
366 N here.
367
368 If you don't know what to do here, say N.
369
370config NR_CPUS
Michael Neuling2d8ae632009-05-17 15:13:16 +0000371 int "Maximum number of CPUs (2-8192)"
372 range 2 8192
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000373 depends on SMP
374 default "32" if PPC64
375 default "4"
376
377config NOT_COHERENT_CACHE
378 bool
Albert Herranzb91a1432009-12-12 06:31:38 +0000379 depends on 4xx || 8xx || E200 || PPC_MPC512x || GAMECUBE_COMMON
Dave Kleikampe7f75ad2010-03-05 10:43:12 +0000380 default n if PPC_47x
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000381 default y
382
Robert P. J. Dayf8eb77d2007-07-18 08:21:29 +1000383config CHECK_CACHE_COHERENCY
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000384 bool
385
Ian Munsie440bc682012-11-14 18:49:49 +0000386config PPC_DOORBELL
387 bool
388 default n
389
Arnd Bergmanna0ae9c72007-06-13 02:30:17 +1000390endmenu