blob: c6a644b22af44e53b5cee18fc596df48ff675835 [file] [log] [blame]
Aneesh V7ec94452012-04-27 17:54:05 +05301#
2# Memory devices
3#
4
5menuconfig MEMORY
6 bool "Memory Controller drivers"
7
8if MEMORY
9
Joachim Eastwood17c50b72015-07-13 23:20:11 +020010config ARM_PL172_MPMC
11 tristate "ARM PL172 MPMC driver"
12 depends on ARM_AMBA && OF
13 help
14 This selects the ARM PrimeCell PL172 MultiPort Memory Controller.
15 If you have an embedded system with an AMBA bus and a PL172
16 controller, say Y or M here.
17
Alexandre Bellonie81b6ab2014-07-08 18:21:12 +020018config ATMEL_SDRAMC
19 bool "Atmel (Multi-port DDR-)SDRAM Controller"
20 default y
21 depends on ARCH_AT91 && OF
22 help
23 This driver is for Atmel SDRAM Controller or Atmel Multi-port
24 DDR-SDRAM Controller available on Atmel AT91SAM9 and SAMA5 SoCs.
25 Starting with the at91sam9g45, this controller supports SDR, DDR and
26 LP-DDR memories.
27
Ivan Khoronzhuk5a7c8152014-02-24 19:26:11 +020028config TI_AEMIF
29 tristate "Texas Instruments AEMIF driver"
30 depends on (ARCH_DAVINCI || ARCH_KEYSTONE) && OF
31 help
32 This driver is for the AEMIF module available in Texas Instruments
33 SoCs. AEMIF stands for Asynchronous External Memory Interface and
34 is intended to provide a glue-less interface to a variety of
35 asynchronuous memory devices like ASRAM, NOR and NAND memory. A total
36 of 256M bytes of any of these memories can be accessed at a given
37 time via four chip selects with 64M byte access per chip select.
38
Aneesh V7ec94452012-04-27 17:54:05 +053039config TI_EMIF
40 tristate "Texas Instruments EMIF driver"
Santosh Shilimkar18e9a972012-05-04 11:38:11 +053041 depends on ARCH_OMAP2PLUS
Aneesh V7ec94452012-04-27 17:54:05 +053042 select DDR
43 help
44 This driver is for the EMIF module available in Texas Instruments
45 SoCs. EMIF is an SDRAM controller that, based on its revision,
46 supports one or more of DDR2, DDR3, and LPDDR2 SDRAM protocols.
47 This driver takes care of only LPDDR2 memories presently. The
48 functions of the driver includes re-configuring AC timing
49 parameters and other settings during frequency, voltage and
50 temperature changes
51
Tony Lindgren18640192014-11-20 09:13:42 -080052config OMAP_GPMC
53 bool
54 help
55 This driver is for the General Purpose Memory Controller (GPMC)
56 present on Texas Instruments SoCs (e.g. OMAP2+). GPMC allows
57 interfacing to a variety of asynchronous as well as synchronous
58 memory drives like NOR, NAND, OneNAND, SRAM.
59
Tony Lindgren63aa9452015-06-01 19:22:10 -060060config OMAP_GPMC_DEBUG
61 bool
62 depends on OMAP_GPMC
63 help
64 Enables verbose debugging mostly to decode the bootloader provided
65 timings. Enable this during development to configure devices
66 connected to the GPMC bus.
67
Ezequiel Garcia3edad322013-04-23 16:21:26 -030068config MVEBU_DEVBUS
69 bool "Marvell EBU Device Bus Controller"
70 default y
71 depends on PLAT_ORION && OF
72 help
73 This driver is for the Device Bus controller available in some
74 Marvell EBU SoCs such as Discovery (mv78xx0), Orion (88f5xxx) and
75 Armada 370 and Armada XP. This controller allows to handle flash
76 devices such as NOR, NAND, SRAM, and FPGA.
77
Hiroshi DOYUc542fb72012-05-10 10:42:30 +030078config TEGRA20_MC
Hiroshi DOYUf0e33f92012-05-11 09:56:24 +030079 bool "Tegra20 Memory Controller(MC) driver"
80 default y
Hiroshi DOYUc542fb72012-05-10 10:42:30 +030081 depends on ARCH_TEGRA_2x_SOC
Hiroshi DOYUf0e33f92012-05-11 09:56:24 +030082 help
83 This driver is for the Memory Controller(MC) module available
84 in Tegra20 SoCs, mainly for a address translation fault
85 analysis, especially for IOMMU/GART(Graphics Address
86 Relocation Table) module.
Hiroshi DOYUc542fb72012-05-10 10:42:30 +030087
Scott Wood54afbec2014-07-02 18:52:11 -050088config FSL_CORENET_CF
89 tristate "Freescale CoreNet Error Reporting"
90 depends on FSL_SOC_BOOKE
91 help
92 Say Y for reporting of errors from the Freescale CoreNet
93 Coherency Fabric. Errors reported include accesses to
94 physical addresses that mapped by no local access window
95 (LAW) or an invalid LAW, as well as bad cache state that
96 represents a coherency violation.
97
Paul Gortmaker42d87b12014-02-19 17:46:40 -050098config FSL_IFC
99 bool
100 depends on FSL_SOC
101
Alex Smith911a8882015-03-09 14:29:04 +0000102config JZ4780_NEMC
103 bool "Ingenic JZ4780 SoC NEMC driver"
104 default y
105 depends on MACH_JZ4780
106 help
107 This driver is for the NAND/External Memory Controller (NEMC) in
108 the Ingenic JZ4780. This controller is used to handle external
109 memory devices such as NAND and SRAM.
110
Thierry Reding89184652014-04-16 09:24:44 +0200111source "drivers/memory/tegra/Kconfig"
112
Aneesh V7ec94452012-04-27 17:54:05 +0530113endif