blob: e10ff2b5484430d9cc083890023dc775c4a42599 [file] [log] [blame]
Paul Walmsley543d9372008-03-18 10:22:06 +02001/*
2 * linux/arch/arm/mach-omap2/clock.h
3 *
Paul Walmsleyd8a94452009-12-08 16:21:29 -07004 * Copyright (C) 2005-2009 Texas Instruments, Inc.
Paul Walmsley530e5442011-02-25 15:39:28 -07005 * Copyright (C) 2004-2011 Nokia Corporation
Tony Lindgrena16e9702008-03-18 11:56:39 +02006 *
7 * Contacts:
Paul Walmsley543d9372008-03-18 10:22:06 +02008 * Richard Woodruff <r-woodruff2@ti.com>
Paul Walmsley543d9372008-03-18 10:22:06 +02009 * Paul Walmsley
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
16#ifndef __ARCH_ARM_MACH_OMAP2_CLOCK_H
17#define __ARCH_ARM_MACH_OMAP2_CLOCK_H
18
Tony Lindgrence491cf2009-10-20 09:40:47 -070019#include <plat/clock.h>
Paul Walmsley543d9372008-03-18 10:22:06 +020020
Russell Kingc0bf3132009-02-19 13:29:22 +000021/* CM_CLKSEL2_PLL.CORE_CLK_SRC bits (2XXX) */
22#define CORE_CLK_SRC_32K 0x0
23#define CORE_CLK_SRC_DPLL 0x1
24#define CORE_CLK_SRC_DPLL_X2 0x2
25
26/* OMAP2xxx CM_CLKEN_PLL.EN_DPLL bits - for omap2_get_dpll_rate() */
27#define OMAP2XXX_EN_DPLL_LPBYPASS 0x1
28#define OMAP2XXX_EN_DPLL_FRBYPASS 0x2
29#define OMAP2XXX_EN_DPLL_LOCKED 0x3
30
31/* OMAP3xxx CM_CLKEN_PLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */
32#define OMAP3XXX_EN_DPLL_LPBYPASS 0x5
33#define OMAP3XXX_EN_DPLL_FRBYPASS 0x6
34#define OMAP3XXX_EN_DPLL_LOCKED 0x7
35
Rajendra Nayak16975a72009-12-08 18:47:16 -070036/* OMAP4xxx CM_CLKMODE_DPLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */
37#define OMAP4XXX_EN_DPLL_MNBYPASS 0x4
38#define OMAP4XXX_EN_DPLL_LPBYPASS 0x5
39#define OMAP4XXX_EN_DPLL_FRBYPASS 0x6
40#define OMAP4XXX_EN_DPLL_LOCKED 0x7
41
Rajendra Nayaka1391d22009-12-08 18:47:16 -070042/* CM_CLKEN_PLL*.EN* bit values - not all are available for every DPLL */
43#define DPLL_LOW_POWER_STOP 0x1
44#define DPLL_LOW_POWER_BYPASS 0x5
45#define DPLL_LOCKED 0x7
46
Richard Woodruff358965d2010-02-22 22:09:08 -070047/* DPLL Type and DCO Selection Flags */
48#define DPLL_J_TYPE 0x1
Richard Woodruff358965d2010-02-22 22:09:08 -070049
Paul Walmsley543d9372008-03-18 10:22:06 +020050int omap2_clk_enable(struct clk *clk);
51void omap2_clk_disable(struct clk *clk);
52long omap2_clk_round_rate(struct clk *clk, unsigned long rate);
53int omap2_clk_set_rate(struct clk *clk, unsigned long rate);
54int omap2_clk_set_parent(struct clk *clk, struct clk *new_parent);
Paul Walmsley88b8ba92008-07-03 12:24:46 +030055long omap2_dpll_round_rate(struct clk *clk, unsigned long target_rate);
Rajendra Nayaka1391d22009-12-08 18:47:16 -070056unsigned long omap3_dpll_recalc(struct clk *clk);
57unsigned long omap3_clkoutx2_recalc(struct clk *clk);
58void omap3_dpll_allow_idle(struct clk *clk);
59void omap3_dpll_deny_idle(struct clk *clk);
60u32 omap3_dpll_autoidle_read(struct clk *clk);
61int omap3_noncore_dpll_set_rate(struct clk *clk, unsigned long rate);
62int omap3_noncore_dpll_enable(struct clk *clk);
63void omap3_noncore_dpll_disable(struct clk *clk);
Rajendra Nayak97f67892011-02-25 15:49:01 -070064int omap4_dpllmx_gatectrl_read(struct clk *clk);
65void omap4_dpllmx_allow_gatectrl(struct clk *clk);
66void omap4_dpllmx_deny_gatectrl(struct clk *clk);
Paul Walmsley543d9372008-03-18 10:22:06 +020067
68#ifdef CONFIG_OMAP_RESET_CLOCKS
69void omap2_clk_disable_unused(struct clk *clk);
70#else
71#define omap2_clk_disable_unused NULL
72#endif
73
Paul Walmsley333943b2008-08-19 11:08:45 +030074void omap2_init_clk_clkdm(struct clk *clk);
Paul Walmsley435699d2010-05-18 18:40:24 -060075
76/* clkt_clksel.c public functions */
Paul Walmsley543d9372008-03-18 10:22:06 +020077u32 omap2_clksel_round_rate_div(struct clk *clk, unsigned long target_rate,
78 u32 *new_div);
Paul Walmsley435699d2010-05-18 18:40:24 -060079void omap2_init_clksel_parent(struct clk *clk);
80unsigned long omap2_clksel_recalc(struct clk *clk);
Paul Walmsley543d9372008-03-18 10:22:06 +020081long omap2_clksel_round_rate(struct clk *clk, unsigned long target_rate);
82int omap2_clksel_set_rate(struct clk *clk, unsigned long rate);
Paul Walmsleydf791b32010-01-26 20:13:04 -070083int omap2_clksel_set_parent(struct clk *clk, struct clk *new_parent);
Paul Walmsley435699d2010-05-18 18:40:24 -060084
Paul Walmsley530e5442011-02-25 15:39:28 -070085/* clkt_iclk.c public functions */
86extern void omap2_clkt_iclk_allow_idle(struct clk *clk);
87extern void omap2_clkt_iclk_deny_idle(struct clk *clk);
88
Paul Walmsley543d9372008-03-18 10:22:06 +020089u32 omap2_get_dpll_rate(struct clk *clk);
Rajendra Nayak911bd732009-12-08 18:47:17 -070090void omap2_init_dpll_parent(struct clk *clk);
Paul Walmsley435699d2010-05-18 18:40:24 -060091
Paul Walmsley543d9372008-03-18 10:22:06 +020092int omap2_wait_clock_ready(void __iomem *reg, u32 cval, const char *name);
Tony Lindgren56213ca2010-02-12 12:26:46 -080093
94
95#ifdef CONFIG_ARCH_OMAP2
96void omap2xxx_clk_prepare_for_reboot(void);
97#else
98static inline void omap2xxx_clk_prepare_for_reboot(void)
99{
100}
101#endif
102
103#ifdef CONFIG_ARCH_OMAP3
104void omap3_clk_prepare_for_reboot(void);
105#else
106static inline void omap3_clk_prepare_for_reboot(void)
107{
108}
109#endif
110
111#ifdef CONFIG_ARCH_OMAP4
112void omap4_clk_prepare_for_reboot(void);
113#else
114static inline void omap4_clk_prepare_for_reboot(void)
115{
116}
117#endif
118
Paul Walmsley72350b22009-07-24 19:44:03 -0600119int omap2_dflt_clk_enable(struct clk *clk);
120void omap2_dflt_clk_disable(struct clk *clk);
121void omap2_clk_dflt_find_companion(struct clk *clk, void __iomem **other_reg,
122 u8 *other_bit);
123void omap2_clk_dflt_find_idlest(struct clk *clk, void __iomem **idlest_reg,
Ranjith Lohithakshan419cc972010-02-24 12:05:54 -0700124 u8 *idlest_bit, u8 *idlest_val);
Paul Walmsley4d30e822010-02-22 22:09:36 -0700125int omap2_clk_switch_mpurate_at_boot(const char *mpurate_ck_name);
126void omap2_clk_print_new_rates(const char *hfclkin_ck_name,
127 const char *core_ck_name,
128 const char *mpu_ck_name);
Paul Walmsley543d9372008-03-18 10:22:06 +0200129
Paul Walmsleyd8a94452009-12-08 16:21:29 -0700130extern u8 cpu_mask;
131
Russell Kingb36ee722008-11-04 17:59:52 +0000132extern const struct clkops clkops_omap2_dflt_wait;
Santosh Shilimkar7c43d542010-02-22 22:09:40 -0700133extern const struct clkops clkops_dummy;
Russell Kingbc51da42008-11-04 18:59:32 +0000134extern const struct clkops clkops_omap2_dflt;
Russell Kingb36ee722008-11-04 17:59:52 +0000135
Paul Walmsley82e9bd52009-12-08 16:18:47 -0700136extern struct clk_functions omap2_clk_functions;
Paul Walmsleyd8a94452009-12-08 16:21:29 -0700137extern struct clk *vclk, *sclk;
Paul Walmsley82e9bd52009-12-08 16:18:47 -0700138
Paul Walmsleyd8a94452009-12-08 16:21:29 -0700139extern const struct clksel_rate gpt_32k_rates[];
140extern const struct clksel_rate gpt_sys_rates[];
141extern const struct clksel_rate gfx_l3_rates[];
Paul Walmsley22411392011-02-25 15:52:04 -0700142extern const struct clksel_rate dsp_ick_rates[];
Paul Walmsley543d9372008-03-18 10:22:06 +0200143
Tony Lindgren088ef952010-02-12 12:26:47 -0800144#if defined(CONFIG_ARCH_OMAP2) && defined(CONFIG_CPU_FREQ)
Paul Walmsley69ecefc2010-01-26 20:13:04 -0700145extern void omap2_clk_init_cpufreq_table(struct cpufreq_frequency_table **table);
146extern void omap2_clk_exit_cpufreq_table(struct cpufreq_frequency_table **table);
147#else
148#define omap2_clk_init_cpufreq_table 0
149#define omap2_clk_exit_cpufreq_table 0
150#endif
Paul Walmsley543d9372008-03-18 10:22:06 +0200151
Paul Walmsley530e5442011-02-25 15:39:28 -0700152extern const struct clkops clkops_omap2_iclk_dflt_wait;
153extern const struct clkops clkops_omap2_iclk_dflt;
154extern const struct clkops clkops_omap2_iclk_idle_only;
Paul Walmsleye892b252011-02-25 15:39:29 -0700155extern const struct clkops clkops_omap2_mdmclk_dflt_wait;
Paul Walmsley0fd0c212011-02-25 15:49:53 -0700156extern const struct clkops clkops_omap2xxx_dpll_ops;
Paul Walmsley657ebfa2010-02-22 22:09:20 -0700157extern const struct clkops clkops_omap3_noncore_dpll_ops;
Rajendra Nayak6c6f5a72011-02-25 15:49:00 -0700158extern const struct clkops clkops_omap3_core_dpll_ops;
Rajendra Nayak70db8a62011-02-25 15:49:02 -0700159extern const struct clkops clkops_omap4_dpllmx_ops;
Paul Walmsley657ebfa2010-02-22 22:09:20 -0700160
Paul Walmsley543d9372008-03-18 10:22:06 +0200161#endif