blob: 6260b834a86f0365c7e3db9f4d72fe2273964dac [file] [log] [blame]
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -07001/*
2 * Copyright (c) 2008-2009 Atheros Communications Inc.
3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16
17#ifndef ATH_H
18#define ATH_H
19
Oleksij Rempelf1d267c2014-01-15 17:37:42 +010020#include <linux/etherdevice.h>
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -070021#include <linux/skbuff.h>
Luis R. Rodriguezbcd8f542009-09-09 22:43:17 -070022#include <linux/if_ether.h>
Felix Fietkaub5bfc562010-10-08 22:13:53 +020023#include <linux/spinlock.h>
Luis R. Rodriguezb002a4a2009-09-13 00:03:27 -070024#include <net/mac80211.h>
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -070025
Luis R. Rodriguez7e86c102009-11-04 17:21:01 -080026/*
27 * The key cache is used for h/w cipher state and also for
28 * tracking station state such as the current tx antenna.
29 * We also setup a mapping table between key cache slot indices
30 * and station state to short-circuit node lookups on rx.
31 * Different parts have different size key caches. We handle
32 * up to ATH_KEYMAX entries (could dynamically allocate state).
33 */
34#define ATH_KEYMAX 128 /* max key cache size we handle */
35
Luis R. Rodriguez17753742009-09-09 22:19:26 -070036static const u8 ath_bcast_mac[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
37
Luis R. Rodriguez3d536ac2009-11-03 17:07:04 -080038struct ath_ani {
39 bool caldone;
Luis R. Rodriguez3d536ac2009-11-03 17:07:04 -080040 unsigned int longcal_timer;
41 unsigned int shortcal_timer;
42 unsigned int resetcal_timer;
43 unsigned int checkani_timer;
44 struct timer_list timer;
45};
46
Felix Fietkaub5bfc562010-10-08 22:13:53 +020047struct ath_cycle_counters {
48 u32 cycles;
49 u32 rx_busy;
50 u32 rx_frame;
51 u32 tx_frame;
52};
53
Luis R. Rodriguez211f5852009-10-06 21:19:07 -040054enum ath_device_state {
55 ATH_HW_UNAVAILABLE,
56 ATH_HW_INITIALIZED,
57};
58
Sujith497ad9a2010-04-01 10:28:20 +053059enum ath_bus_type {
60 ATH_PCI,
61 ATH_AHB,
62 ATH_USB,
63};
64
Luis R. Rodriguez608b88c2009-08-17 18:07:23 -070065struct reg_dmn_pair_mapping {
66 u16 regDmnEnum;
67 u16 reg_5ghz_ctl;
68 u16 reg_2ghz_ctl;
69};
70
71struct ath_regulatory {
72 char alpha2[2];
73 u16 country_code;
74 u16 max_power_level;
Luis R. Rodriguez608b88c2009-08-17 18:07:23 -070075 u16 current_rd;
Luis R. Rodriguez608b88c2009-08-17 18:07:23 -070076 int16_t power_limit;
77 struct reg_dmn_pair_mapping *regpair;
78};
79
Bruno Randolf34a13052010-09-08 16:04:33 +090080enum ath_crypt_caps {
Bruno Randolfce2220d2010-09-17 11:36:25 +090081 ATH_CRYPT_CAP_CIPHER_AESCCM = BIT(0),
82 ATH_CRYPT_CAP_MIC_COMBINED = BIT(1),
Bruno Randolf34a13052010-09-08 16:04:33 +090083};
84
Bruno Randolf1bba5b72010-09-08 16:04:38 +090085struct ath_keyval {
86 u8 kv_type;
87 u8 kv_pad;
88 u16 kv_len;
89 u8 kv_val[16]; /* TK */
90 u8 kv_mic[8]; /* Michael MIC key */
91 u8 kv_txmic[8]; /* Michael MIC TX key (used only if the hardware
92 * supports both MIC keys in the same key cache entry;
93 * in that case, kv_mic is the RX key) */
94};
95
96enum ath_cipher {
97 ATH_CIPHER_WEP = 0,
98 ATH_CIPHER_AES_OCB = 1,
99 ATH_CIPHER_AES_CCM = 2,
100 ATH_CIPHER_CKIP = 3,
101 ATH_CIPHER_TKIP = 4,
102 ATH_CIPHER_CLR = 5,
103 ATH_CIPHER_MIC = 127
104};
105
Sujith50f56312010-04-16 11:53:50 +0530106/**
107 * struct ath_ops - Register read/write operations
108 *
109 * @read: Register read
Sujith Manoharan09a525d2011-01-04 13:17:18 +0530110 * @multi_read: Multiple register read
Sujith50f56312010-04-16 11:53:50 +0530111 * @write: Register write
112 * @enable_write_buffer: Enable multiple register writes
Felix Fietkau435c1612010-10-05 12:03:42 +0200113 * @write_flush: flush buffered register writes and disable buffering
Sujith50f56312010-04-16 11:53:50 +0530114 */
Luis R. Rodriguez9e4bffd2009-09-10 16:11:21 -0700115struct ath_ops {
116 unsigned int (*read)(void *, u32 reg_offset);
Sujith Manoharan09a525d2011-01-04 13:17:18 +0530117 void (*multi_read)(void *, u32 *addr, u32 *val, u16 count);
Sujith50f56312010-04-16 11:53:50 +0530118 void (*write)(void *, u32 val, u32 reg_offset);
119 void (*enable_write_buffer)(void *);
Sujith50f56312010-04-16 11:53:50 +0530120 void (*write_flush) (void *);
Felix Fietkau845e03c2011-03-23 20:57:25 +0100121 u32 (*rmw)(void *, u32 reg_offset, u32 set, u32 clr);
Luis R. Rodriguez9e4bffd2009-09-10 16:11:21 -0700122};
123
Luis R. Rodriguez5bb12792009-09-14 00:55:09 -0700124struct ath_common;
Felix Fietkau0cb9e062011-04-13 21:56:43 +0200125struct ath_bus_ops;
Luis R. Rodriguez5bb12792009-09-14 00:55:09 -0700126
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -0700127struct ath_common {
Luis R. Rodriguez13b81552009-09-10 17:52:45 -0700128 void *ah;
Luis R. Rodriguezbc974f42009-09-28 02:54:40 -0400129 void *priv;
Luis R. Rodriguezb002a4a2009-09-13 00:03:27 -0700130 struct ieee80211_hw *hw;
Luis R. Rodriguezc46917b2009-09-13 02:42:02 -0700131 int debug_mask;
Luis R. Rodriguez211f5852009-10-06 21:19:07 -0400132 enum ath_device_state state;
Luis R. Rodriguezc46917b2009-09-13 02:42:02 -0700133
Luis R. Rodriguez3d536ac2009-11-03 17:07:04 -0800134 struct ath_ani ani;
135
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -0700136 u16 cachelsz;
Luis R. Rodriguez15107182009-09-10 09:22:37 -0700137 u16 curaid;
138 u8 macaddr[ETH_ALEN];
139 u8 curbssid[ETH_ALEN];
140 u8 bssidmask[ETH_ALEN];
Luis R. Rodriguezc46917b2009-09-13 02:42:02 -0700141
Luis R. Rodriguezcc861f72009-11-04 09:11:34 -0800142 u32 rx_bufsize;
143
Luis R. Rodriguez7e86c102009-11-04 17:21:01 -0800144 u32 keymax;
145 DECLARE_BITMAP(keymap, ATH_KEYMAX);
Felix Fietkau56363dd2010-08-28 18:21:21 +0200146 DECLARE_BITMAP(tkip_keymap, ATH_KEYMAX);
Felix Fietkaubed3d9c2012-06-23 19:23:31 +0200147 DECLARE_BITMAP(ccmp_keymap, ATH_KEYMAX);
Bruno Randolf34a13052010-09-08 16:04:33 +0900148 enum ath_crypt_caps crypt_caps;
Luis R. Rodriguez7e86c102009-11-04 17:21:01 -0800149
Felix Fietkaudfdac8a2010-10-08 22:13:51 +0200150 unsigned int clockrate;
151
Felix Fietkaub5bfc562010-10-08 22:13:53 +0200152 spinlock_t cc_lock;
153 struct ath_cycle_counters cc_ani;
154 struct ath_cycle_counters cc_survey;
155
Luis R. Rodriguez608b88c2009-08-17 18:07:23 -0700156 struct ath_regulatory regulatory;
Luis R. Rodriguezde1c7322011-12-08 23:59:24 +0530157 struct ath_regulatory reg_world_copy;
Luis R. Rodriguez9adca122009-09-10 18:04:47 -0700158 const struct ath_ops *ops;
Luis R. Rodriguez5bb12792009-09-14 00:55:09 -0700159 const struct ath_bus_ops *bus_ops;
Vasanthakumar Thiagarajan8f5dcb12010-11-26 06:10:06 -0800160
161 bool btcoex_enabled;
Mohammed Shafi Shajakhan05c0be22011-05-26 10:56:15 +0530162 bool disable_ani;
Sujith Manoharan63081302013-08-04 14:21:55 +0530163 bool bt_ant_diversity;
Oleksij Rempel2f2cb322014-02-04 10:27:38 +0100164
165 int last_rssi;
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -0700166};
167
168struct sk_buff *ath_rxbuf_alloc(struct ath_common *common,
169 u32 len,
170 gfp_t gfp_mask);
Oleksij Rempelf1d267c2014-01-15 17:37:42 +0100171bool ath_is_mybeacon(struct ath_common *common, struct ieee80211_hdr *hdr);
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -0700172
Luis R. Rodriguez13b81552009-09-10 17:52:45 -0700173void ath_hw_setbssidmask(struct ath_common *common);
Bruno Randolf1bba5b72010-09-08 16:04:38 +0900174void ath_key_delete(struct ath_common *common, struct ieee80211_key_conf *key);
175int ath_key_config(struct ath_common *common,
176 struct ieee80211_vif *vif,
177 struct ieee80211_sta *sta,
178 struct ieee80211_key_conf *key);
179bool ath_hw_keyreset(struct ath_common *common, u16 entry);
Felix Fietkaub5bfc562010-10-08 22:13:53 +0200180void ath_hw_cycle_counters_update(struct ath_common *common);
181int32_t ath_hw_get_listen_time(struct ath_common *common);
Luis R. Rodriguez13b81552009-09-10 17:52:45 -0700182
Ben Greear98b36a02012-03-08 10:20:55 -0800183__printf(3, 4)
184void ath_printk(const char *level, const struct ath_common *common,
185 const char *fmt, ...);
Joe Perches21a99f92010-12-02 19:12:35 -0800186
187#define ath_emerg(common, fmt, ...) \
Ben Greear98b36a02012-03-08 10:20:55 -0800188 ath_printk(KERN_EMERG, common, fmt, ##__VA_ARGS__)
Joe Perches21a99f92010-12-02 19:12:35 -0800189#define ath_alert(common, fmt, ...) \
Ben Greear98b36a02012-03-08 10:20:55 -0800190 ath_printk(KERN_ALERT, common, fmt, ##__VA_ARGS__)
Joe Perches21a99f92010-12-02 19:12:35 -0800191#define ath_crit(common, fmt, ...) \
Ben Greear98b36a02012-03-08 10:20:55 -0800192 ath_printk(KERN_CRIT, common, fmt, ##__VA_ARGS__)
Joe Perches21a99f92010-12-02 19:12:35 -0800193#define ath_err(common, fmt, ...) \
Ben Greear98b36a02012-03-08 10:20:55 -0800194 ath_printk(KERN_ERR, common, fmt, ##__VA_ARGS__)
Joe Perches21a99f92010-12-02 19:12:35 -0800195#define ath_warn(common, fmt, ...) \
Ben Greear98b36a02012-03-08 10:20:55 -0800196 ath_printk(KERN_WARNING, common, fmt, ##__VA_ARGS__)
Joe Perches21a99f92010-12-02 19:12:35 -0800197#define ath_notice(common, fmt, ...) \
Ben Greear98b36a02012-03-08 10:20:55 -0800198 ath_printk(KERN_NOTICE, common, fmt, ##__VA_ARGS__)
Joe Perches21a99f92010-12-02 19:12:35 -0800199#define ath_info(common, fmt, ...) \
Ben Greear98b36a02012-03-08 10:20:55 -0800200 ath_printk(KERN_INFO, common, fmt, ##__VA_ARGS__)
Joe Perches21a99f92010-12-02 19:12:35 -0800201
202/**
203 * enum ath_debug_level - atheros wireless debug level
204 *
205 * @ATH_DBG_RESET: reset processing
206 * @ATH_DBG_QUEUE: hardware queue management
207 * @ATH_DBG_EEPROM: eeprom processing
208 * @ATH_DBG_CALIBRATE: periodic calibration
209 * @ATH_DBG_INTERRUPT: interrupt processing
210 * @ATH_DBG_REGULATORY: regulatory processing
211 * @ATH_DBG_ANI: adaptive noise immunitive processing
212 * @ATH_DBG_XMIT: basic xmit operation
213 * @ATH_DBG_BEACON: beacon handling
214 * @ATH_DBG_CONFIG: configuration of the hardware
215 * @ATH_DBG_FATAL: fatal errors, this is the default, DBG_DEFAULT
216 * @ATH_DBG_PS: power save processing
217 * @ATH_DBG_HWTIMER: hardware timer handling
218 * @ATH_DBG_BTCOEX: bluetooth coexistance
219 * @ATH_DBG_BSTUCK: stuck beacons
Luis R. Rodriguez55e435d2011-12-14 13:56:36 -0800220 * @ATH_DBG_MCI: Message Coexistence Interface, a private protocol
221 * used exclusively for WLAN-BT coexistence starting from
222 * AR9462.
Zefir Kurtisi9b203c82011-12-14 20:16:32 -0800223 * @ATH_DBG_DFS: radar datection
Mohammed Shafi Shajakhanb3ba6c52012-07-10 14:56:34 +0530224 * @ATH_DBG_WOW: Wake on Wireless
Joe Perches21a99f92010-12-02 19:12:35 -0800225 * @ATH_DBG_ANY: enable all debugging
226 *
227 * The debug level is used to control the amount and type of debugging output
228 * we want to see. Each driver has its own method for enabling debugging and
229 * modifying debug level states -- but this is typically done through a
230 * module parameter 'debug' along with a respective 'debug' debugfs file
231 * entry.
232 */
233enum ATH_DEBUG {
234 ATH_DBG_RESET = 0x00000001,
235 ATH_DBG_QUEUE = 0x00000002,
236 ATH_DBG_EEPROM = 0x00000004,
237 ATH_DBG_CALIBRATE = 0x00000008,
238 ATH_DBG_INTERRUPT = 0x00000010,
239 ATH_DBG_REGULATORY = 0x00000020,
240 ATH_DBG_ANI = 0x00000040,
241 ATH_DBG_XMIT = 0x00000080,
242 ATH_DBG_BEACON = 0x00000100,
243 ATH_DBG_CONFIG = 0x00000200,
244 ATH_DBG_FATAL = 0x00000400,
245 ATH_DBG_PS = 0x00000800,
Sujith Manoharan14335312013-06-18 10:13:39 +0530246 ATH_DBG_BTCOEX = 0x00001000,
247 ATH_DBG_WMI = 0x00002000,
248 ATH_DBG_BSTUCK = 0x00004000,
249 ATH_DBG_MCI = 0x00008000,
250 ATH_DBG_DFS = 0x00010000,
251 ATH_DBG_WOW = 0x00020000,
Joe Perches21a99f92010-12-02 19:12:35 -0800252 ATH_DBG_ANY = 0xffffffff
253};
254
255#define ATH_DBG_DEFAULT (ATH_DBG_FATAL)
256
257#ifdef CONFIG_ATH_DEBUG
258
Joe Perches7b8112d2011-08-26 01:56:38 -0700259#define ath_dbg(common, dbg_mask, fmt, ...) \
260do { \
Joe Perchesd2182b62011-12-15 14:55:53 -0800261 if ((common)->debug_mask & ATH_DBG_##dbg_mask) \
Ben Greear98b36a02012-03-08 10:20:55 -0800262 ath_printk(KERN_DEBUG, common, fmt, ##__VA_ARGS__); \
Joe Perches7b8112d2011-08-26 01:56:38 -0700263} while (0)
264
Joe Perches21a99f92010-12-02 19:12:35 -0800265#define ATH_DBG_WARN(foo, arg...) WARN(foo, arg)
Ben Greeard7fd1b502010-12-06 13:13:07 -0800266#define ATH_DBG_WARN_ON_ONCE(foo) WARN_ON_ONCE(foo)
Joe Perches21a99f92010-12-02 19:12:35 -0800267
268#else
269
Joe Perchesb9075fa2011-10-31 17:11:33 -0700270static inline __attribute__ ((format (printf, 3, 4)))
Joe Perchesd2182b62011-12-15 14:55:53 -0800271void _ath_dbg(struct ath_common *common, enum ATH_DEBUG dbg_mask,
Joe Perches7b8112d2011-08-26 01:56:38 -0700272 const char *fmt, ...)
Joe Perches21a99f92010-12-02 19:12:35 -0800273{
Joe Perches21a99f92010-12-02 19:12:35 -0800274}
Joe Perchesd2182b62011-12-15 14:55:53 -0800275#define ath_dbg(common, dbg_mask, fmt, ...) \
276 _ath_dbg(common, ATH_DBG_##dbg_mask, fmt, ##__VA_ARGS__)
277
Joe Perches21a99f92010-12-02 19:12:35 -0800278#define ATH_DBG_WARN(foo, arg...) do {} while (0)
John W. Linvilleb7613372010-12-09 09:08:47 -0500279#define ATH_DBG_WARN_ON_ONCE(foo) ({ \
280 int __ret_warn_once = !!(foo); \
281 unlikely(__ret_warn_once); \
282})
Joe Perches21a99f92010-12-02 19:12:35 -0800283
284#endif /* CONFIG_ATH_DEBUG */
285
286/** Returns string describing opmode, or NULL if unknown mode. */
287#ifdef CONFIG_ATH_DEBUG
288const char *ath_opmode_to_string(enum nl80211_iftype opmode);
289#else
290static inline const char *ath_opmode_to_string(enum nl80211_iftype opmode)
291{
292 return "UNKNOWN";
293}
294#endif
295
Luis R. Rodriguezd15dd3e2009-08-12 09:56:59 -0700296#endif /* ATH_H */