blob: 80b69971cf28d01752abd3654a8cc296f25a8380 [file] [log] [blame]
Chris Leechc13c8262006-05-23 17:18:44 -07001#
2# DMA engine configuration
3#
4
Shannon Nelson2ed6dc32007-10-16 01:27:42 -07005menuconfig DMADEVICES
Haavard Skinnemoen6d4f5872007-11-28 16:21:43 -08006 bool "DMA Engine support"
Dan Williams04ce9ab2009-06-03 14:22:28 -07007 depends on HAS_DMA
Shannon Nelson2ed6dc32007-10-16 01:27:42 -07008 help
Haavard Skinnemoen6d4f5872007-11-28 16:21:43 -08009 DMA engines can do asynchronous data transfers without
10 involving the host CPU. Currently, this framework can be
11 used to offload memory copies in the network stack and
Dan Williams9c402f42008-06-27 01:21:11 -070012 RAID operations in the MD driver. This menu only presents
13 DMA Device drivers supported by the configured arch, it may
14 be empty in some cases.
Chris Leechc13c8262006-05-23 17:18:44 -070015
Linus Walleij6c664a82010-02-09 22:34:54 +010016config DMADEVICES_DEBUG
17 bool "DMA Engine debugging"
18 depends on DMADEVICES != n
19 help
20 This is an option for use by developers; most people should
21 say N here. This enables DMA engine core and driver debugging.
22
23config DMADEVICES_VDEBUG
24 bool "DMA Engine verbose debugging"
25 depends on DMADEVICES_DEBUG != n
26 help
27 This is an option for use by developers; most people should
28 say N here. This enables deeper (more verbose) debugging of
29 the DMA engine core and drivers.
30
31
Shannon Nelson2ed6dc32007-10-16 01:27:42 -070032if DMADEVICES
Chris Leechdb217332006-06-17 21:24:58 -070033
Chris Leech0bbd5f42006-05-23 17:35:34 -070034comment "DMA Devices"
35
Vinod Koulb3c567e2010-07-21 13:28:10 +053036config INTEL_MID_DMAC
37 tristate "Intel MID DMA support for Peripheral DMA controllers"
38 depends on PCI && X86
39 select DMA_ENGINE
40 default n
41 help
42 Enable support for the Intel(R) MID DMA engine present
43 in Intel MID chipsets.
44
45 Say Y here if you have such a chipset.
46
47 If unsure, say N.
48
Dan Williams5fc6d892010-10-07 16:44:50 -070049config ASYNC_TX_ENABLE_CHANNEL_SWITCH
Dan Williams138f4c32009-09-08 17:42:51 -070050 bool
51
Linus Walleije8689e62010-09-28 15:57:37 +020052config AMBA_PL08X
53 bool "ARM PrimeCell PL080 or PL081 support"
Kees Cookc6a0aec2012-10-23 13:01:54 -070054 depends on ARM_AMBA
Linus Walleije8689e62010-09-28 15:57:37 +020055 select DMA_ENGINE
Russell King083be282012-05-26 14:09:53 +010056 select DMA_VIRTUAL_CHANNELS
Linus Walleije8689e62010-09-28 15:57:37 +020057 help
58 Platform has a PL08x DMAC device
59 which can provide DMA engine support
60
Chris Leech0bbd5f42006-05-23 17:35:34 -070061config INTEL_IOATDMA
62 tristate "Intel I/OAT DMA support"
Shannon Nelson2ed6dc32007-10-16 01:27:42 -070063 depends on PCI && X86
64 select DMA_ENGINE
65 select DCA
Dan Williams7b3cc2b2009-11-19 17:10:37 -070066 select ASYNC_TX_DISABLE_PQ_VAL_DMA
67 select ASYNC_TX_DISABLE_XOR_VAL_DMA
Shannon Nelson2ed6dc32007-10-16 01:27:42 -070068 help
69 Enable support for the Intel(R) I/OAT DMA engine present
70 in recent Intel Xeon chipsets.
71
72 Say Y here if you have such a chipset.
73
74 If unsure, say N.
Dan Williamsc2110922007-01-02 13:52:26 -070075
76config INTEL_IOP_ADMA
Shannon Nelson2ed6dc32007-10-16 01:27:42 -070077 tristate "Intel IOP ADMA support"
78 depends on ARCH_IOP32X || ARCH_IOP33X || ARCH_IOP13XX
Shannon Nelson2ed6dc32007-10-16 01:27:42 -070079 select DMA_ENGINE
Dan Williams5fc6d892010-10-07 16:44:50 -070080 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
Shannon Nelson2ed6dc32007-10-16 01:27:42 -070081 help
82 Enable support for the Intel(R) IOP Series RAID engines.
Dan Williamsc2110922007-01-02 13:52:26 -070083
Haavard Skinnemoen3bfb1d22008-07-08 11:59:42 -070084config DW_DMAC
85 tristate "Synopsys DesignWare AHB DMA support"
Haavard Skinnemoen3bfb1d22008-07-08 11:59:42 -070086 select DMA_ENGINE
87 default y if CPU_AT32AP7000
88 help
89 Support the Synopsys DesignWare AHB DMA controller. This
90 can be integrated in chips such as the Atmel AT32ap7000.
91
Hein Tiboschd5ea7b52012-10-25 13:38:05 -070092config DW_DMAC_BIG_ENDIAN_IO
93 bool "Use big endian I/O register access"
94 default y if AVR32
95 depends on DW_DMAC
96 help
97 Say yes here to use big endian I/O access when reading and writing
98 to the DMA controller registers. This is needed on some platforms,
99 like the Atmel AVR32 architecture.
100
101 If unsure, use the default setting.
102
Nicolas Ferredc78baa2009-07-03 19:24:33 +0200103config AT_HDMAC
104 tristate "Atmel AHB DMA support"
Nicolas Ferref898fed2012-03-15 11:31:58 +0100105 depends on ARCH_AT91
Nicolas Ferredc78baa2009-07-03 19:24:33 +0200106 select DMA_ENGINE
107 help
Nicolas Ferref898fed2012-03-15 11:31:58 +0100108 Support the Atmel AHB DMA controller.
Nicolas Ferredc78baa2009-07-03 19:24:33 +0200109
Zhang Wei173acc72008-03-01 07:42:48 -0700110config FSL_DMA
Timur Tabi77cd62e2008-09-26 17:00:11 -0700111 tristate "Freescale Elo and Elo Plus DMA support"
112 depends on FSL_SOC
Zhang Wei173acc72008-03-01 07:42:48 -0700113 select DMA_ENGINE
Dan Williams5fc6d892010-10-07 16:44:50 -0700114 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
Zhang Wei173acc72008-03-01 07:42:48 -0700115 ---help---
Timur Tabi77cd62e2008-09-26 17:00:11 -0700116 Enable support for the Freescale Elo and Elo Plus DMA controllers.
117 The Elo is the DMA controller on some 82xx and 83xx parts, and the
118 Elo Plus is the DMA controller on 85xx and 86xx parts.
Zhang Wei173acc72008-03-01 07:42:48 -0700119
Piotr Ziecik0fb6f732010-02-05 03:42:52 +0000120config MPC512X_DMA
121 tristate "Freescale MPC512x built-in DMA engine support"
Ilya Yanokba2eea22010-10-27 01:52:57 +0200122 depends on PPC_MPC512x || PPC_MPC831x
Piotr Ziecik0fb6f732010-02-05 03:42:52 +0000123 select DMA_ENGINE
124 ---help---
125 Enable support for the Freescale MPC512x built-in DMA engine.
126
Philippe De Muyter9a322992012-10-12 17:52:45 +0200127source "drivers/dma/bestcomm/Kconfig"
128
Saeed Bisharaff7b0472008-07-08 11:58:36 -0700129config MV_XOR
130 bool "Marvell XOR engine support"
131 depends on PLAT_ORION
Saeed Bisharaff7b0472008-07-08 11:58:36 -0700132 select DMA_ENGINE
Dan Williams5fc6d892010-10-07 16:44:50 -0700133 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
Saeed Bisharaff7b0472008-07-08 11:58:36 -0700134 ---help---
135 Enable support for the Marvell XOR engine.
136
Guennadi Liakhovetski5296b562009-01-19 15:36:21 -0700137config MX3_IPU
138 bool "MX3x Image Processing Unit support"
Sascha Hauer8e2d41f2011-08-24 08:41:09 +0200139 depends on ARCH_MXC
Guennadi Liakhovetski5296b562009-01-19 15:36:21 -0700140 select DMA_ENGINE
141 default y
142 help
143 If you plan to use the Image Processing unit in the i.MX3x, say
144 Y here. If unsure, select Y.
145
146config MX3_IPU_IRQS
147 int "Number of dynamically mapped interrupts for IPU"
148 depends on MX3_IPU
149 range 2 137
150 default 4
151 help
152 Out of 137 interrupt sources on i.MX31 IPU only very few are used.
153 To avoid bloating the irq_desc[] array we allocate a sufficient
154 number of IRQ slots and map them dynamically to specific sources.
155
Atsushi Nemotoea76f0b2009-04-23 00:40:30 +0900156config TXX9_DMAC
157 tristate "Toshiba TXx9 SoC DMA support"
158 depends on MACH_TX49XX || MACH_TX39XX
159 select DMA_ENGINE
160 help
161 Support the TXx9 SoC internal DMA controller. This can be
162 integrated in chips such as the Toshiba TX4927/38/39.
163
Laxman Dewanganec8a1582012-06-06 10:55:27 +0530164config TEGRA20_APB_DMA
165 bool "NVIDIA Tegra20 APB DMA support"
166 depends on ARCH_TEGRA
167 select DMA_ENGINE
168 help
169 Support for the NVIDIA Tegra20 APB DMA controller driver. The
170 DMA controller is having multiple DMA channel which can be
171 configured for different peripherals like audio, UART, SPI,
172 I2C etc which is in APB bus.
173 This DMA controller transfers data from memory to peripheral fifo
174 or vice versa. It does not support memory to memory data transfer.
175
176
177
Nobuhiro Iwamatsud8902ad2009-09-07 03:26:23 +0000178config SH_DMAE
179 tristate "Renesas SuperH DMAC support"
Magnus Damm927a7c92010-03-19 04:47:19 +0000180 depends on (SUPERH && SH_DMA) || (ARM && ARCH_SHMOBILE)
Nobuhiro Iwamatsud8902ad2009-09-07 03:26:23 +0000181 depends on !SH_DMA_API
182 select DMA_ENGINE
183 help
184 Enable support for the Renesas SuperH DMA controllers.
185
Linus Walleij61f135b2009-11-19 19:49:17 +0100186config COH901318
187 bool "ST-Ericsson COH901318 DMA support"
188 select DMA_ENGINE
189 depends on ARCH_U300
190 help
191 Enable support for ST-Ericsson COH 901 318 DMA.
192
Linus Walleij8d318a52010-03-30 15:33:42 +0200193config STE_DMA40
194 bool "ST-Ericsson DMA40 support"
195 depends on ARCH_U8500
196 select DMA_ENGINE
197 help
198 Support for ST-Ericsson DMA40 controller
199
Anatolij Gustschin12458ea2009-12-11 21:24:44 -0700200config AMCC_PPC440SPE_ADMA
201 tristate "AMCC PPC440SPe ADMA support"
202 depends on 440SPe || 440SP
203 select DMA_ENGINE
204 select ARCH_HAS_ASYNC_TX_FIND_CHANNEL
Dan Williams5fc6d892010-10-07 16:44:50 -0700205 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
Anatolij Gustschin12458ea2009-12-11 21:24:44 -0700206 help
207 Enable support for the AMCC PPC440SPe RAID engines.
208
Richard Röjforsde5d4452010-03-25 19:44:21 +0100209config TIMB_DMA
210 tristate "Timberdale FPGA DMA support"
211 depends on MFD_TIMBERDALE || HAS_IOMEM
212 select DMA_ENGINE
213 help
214 Enable support for the Timberdale FPGA DMA engine.
215
Rongjun Yingca21a142011-10-27 19:22:39 -0700216config SIRF_DMA
Barry Songf7d935d2012-11-01 22:54:43 +0800217 tristate "CSR SiRFprimaII/SiRFmarco DMA support"
218 depends on ARCH_SIRF
Rongjun Yingca21a142011-10-27 19:22:39 -0700219 select DMA_ENGINE
220 help
221 Enable support for the CSR SiRFprimaII DMA engine.
222
Matt Porterc2dde5f2012-08-22 21:09:34 -0400223config TI_EDMA
224 tristate "TI EDMA support"
225 depends on ARCH_DAVINCI
226 select DMA_ENGINE
227 select DMA_VIRTUAL_CHANNELS
228 default n
229 help
230 Enable support for the TI EDMA controller. This DMA
231 engine is found on TI DaVinci and AM33xx parts.
232
Anatolij Gustschin12458ea2009-12-11 21:24:44 -0700233config ARCH_HAS_ASYNC_TX_FIND_CHANNEL
234 bool
235
Jassi Brarb3040e42010-05-23 20:28:19 -0700236config PL330_DMA
237 tristate "DMA API Driver for PL330"
238 select DMA_ENGINE
Boojin Kim1b9bb712011-09-02 09:44:30 +0900239 depends on ARM_AMBA
Jassi Brarb3040e42010-05-23 20:28:19 -0700240 help
241 Select if your platform has one or more PL330 DMACs.
242 You need to provide platform specific settings via
243 platform_data for a dma-pl330 device.
244
Yong Wang0c42bd02010-07-30 16:23:03 +0800245config PCH_DMA
Tomoya MORINAGAca7fe2d2011-11-17 16:14:23 +0900246 tristate "Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA"
Yong Wang0c42bd02010-07-30 16:23:03 +0800247 depends on PCI && X86
248 select DMA_ENGINE
249 help
Tomoya MORINAGA2cdf2452011-01-05 17:43:52 +0900250 Enable support for Intel EG20T PCH DMA engine.
251
Tomoya MORINAGAe79e72b2011-11-17 16:14:22 +0900252 This driver also can be used for LAPIS Semiconductor IOH(Input/
Tomoya MORINAGAca7fe2d2011-11-17 16:14:23 +0900253 Output Hub), ML7213, ML7223 and ML7831.
254 ML7213 IOH is for IVI(In-Vehicle Infotainment) use, ML7223 IOH is
255 for MP(Media Phone) use and ML7831 IOH is for general purpose use.
256 ML7213/ML7223/ML7831 is companion chip for Intel Atom E6xx series.
257 ML7213/ML7223/ML7831 is completely compatible for Intel EG20T PCH.
Yong Wang0c42bd02010-07-30 16:23:03 +0800258
Sascha Hauer1ec1e822010-09-30 13:56:34 +0000259config IMX_SDMA
260 tristate "i.MX SDMA support"
Sascha Hauer8e2d41f2011-08-24 08:41:09 +0200261 depends on ARCH_MXC
Sascha Hauer1ec1e822010-09-30 13:56:34 +0000262 select DMA_ENGINE
263 help
264 Support the i.MX SDMA engine. This engine is integrated into
Sascha Hauer8e2d41f2011-08-24 08:41:09 +0200265 Freescale i.MX25/31/35/51/53 chips.
Sascha Hauer1ec1e822010-09-30 13:56:34 +0000266
Sascha Hauer1f1846c2010-10-06 10:25:55 +0200267config IMX_DMA
268 tristate "i.MX DMA support"
Vinod Koul5b2e02e2012-03-27 13:53:00 +0530269 depends on ARCH_MXC
Sascha Hauer1f1846c2010-10-06 10:25:55 +0200270 select DMA_ENGINE
271 help
272 Support the i.MX DMA engine. This engine is integrated into
273 Freescale i.MX1/21/27 chips.
274
Shawn Guoa580b8c2011-02-27 00:47:42 +0800275config MXS_DMA
276 bool "MXS DMA support"
Huang Shijief5c55842012-06-06 21:22:59 -0400277 depends on SOC_IMX23 || SOC_IMX28 || SOC_IMX6Q
Dong Aishengf5b7efc2012-05-04 20:12:15 +0800278 select STMP_DEVICE
Shawn Guoa580b8c2011-02-27 00:47:42 +0800279 select DMA_ENGINE
280 help
281 Support the MXS DMA engine. This engine including APBH-DMA
282 and APBX-DMA is integrated into Freescale i.MX23/28 chips.
283
Mika Westerberg760ee1c2011-05-29 13:10:02 +0300284config EP93XX_DMA
285 bool "Cirrus Logic EP93xx DMA support"
286 depends on ARCH_EP93XX
287 select DMA_ENGINE
288 help
289 Enable support for the Cirrus Logic EP93xx M2P/M2M DMA controller.
290
Russell King6365bea2012-01-09 21:44:07 +0000291config DMA_SA11X0
292 tristate "SA-11x0 DMA support"
293 depends on ARCH_SA1100
294 select DMA_ENGINE
Russell King50437bf2012-04-13 12:07:23 +0100295 select DMA_VIRTUAL_CHANNELS
Russell King6365bea2012-01-09 21:44:07 +0000296 help
297 Support the DMA engine found on Intel StrongARM SA-1100 and
298 SA-1110 SoCs. This DMA engine can only be used with on-chip
299 devices.
300
Zhangfei Gaoc6da0ba2012-06-15 11:04:08 +0800301config MMP_TDMA
302 bool "MMP Two-Channel DMA support"
Vinod Koul49d57b52012-06-22 10:29:53 +0530303 depends on ARCH_MMP
Zhangfei Gaoc6da0ba2012-06-15 11:04:08 +0800304 select DMA_ENGINE
305 help
306 Support the MMP Two-Channel DMA engine.
307 This engine used for MMP Audio DMA and pxa910 SQU.
308
309 Say Y here if you enabled MMP ADMA, otherwise say N.
310
Russell King7bedaa52012-04-13 12:10:24 +0100311config DMA_OMAP
312 tristate "OMAP DMA support"
313 depends on ARCH_OMAP
314 select DMA_ENGINE
315 select DMA_VIRTUAL_CHANNELS
316
Zhangfei Gaoc8acd6a2012-09-03 11:03:45 +0800317config MMP_PDMA
318 bool "MMP PDMA support"
319 depends on (ARCH_MMP || ARCH_PXA)
320 select DMA_ENGINE
321 help
322 Support the MMP PDMA engine for PXA and MMP platfrom.
323
Shannon Nelson2ed6dc32007-10-16 01:27:42 -0700324config DMA_ENGINE
325 bool
326
Russell King50437bf2012-04-13 12:07:23 +0100327config DMA_VIRTUAL_CHANNELS
328 tristate
329
Vinod Koul5fa422c2013-02-12 09:15:02 -0800330config DMA_OF
331 def_bool y
332 depends on OF
333
Shannon Nelson2ed6dc32007-10-16 01:27:42 -0700334comment "DMA Clients"
335 depends on DMA_ENGINE
336
337config NET_DMA
338 bool "Network: TCP receive copy offload"
339 depends on DMA_ENGINE && NET
Dan Williams9c402f42008-06-27 01:21:11 -0700340 default (INTEL_IOATDMA || FSL_DMA)
Shannon Nelson2ed6dc32007-10-16 01:27:42 -0700341 help
342 This enables the use of DMA engines in the network stack to
343 offload receive copy-to-user operations, freeing CPU cycles.
Dan Williams9c402f42008-06-27 01:21:11 -0700344
345 Say Y here if you enabled INTEL_IOATDMA or FSL_DMA, otherwise
346 say N.
Shannon Nelson2ed6dc32007-10-16 01:27:42 -0700347
Dan Williams729b5d12009-03-25 09:13:25 -0700348config ASYNC_TX_DMA
349 bool "Async_tx: Offload support for the async_tx api"
Dan Williams9a8de632009-09-08 15:06:10 -0700350 depends on DMA_ENGINE
Dan Williams729b5d12009-03-25 09:13:25 -0700351 help
352 This allows the async_tx api to take advantage of offload engines for
353 memcpy, memset, xor, and raid6 p+q operations. If your platform has
354 a dma engine that can perform raid operations and you have enabled
355 MD_RAID456 say Y.
356
357 If unsure, say N.
358
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700359config DMATEST
360 tristate "DMA Test client"
361 depends on DMA_ENGINE
362 help
363 Simple DMA test client. Say N unless you're debugging a
364 DMA Device driver.
365
Shannon Nelson2ed6dc32007-10-16 01:27:42 -0700366endif