blob: 305a4f825f538ce8eaafd7a861971330081a0bb2 [file] [log] [blame]
Tejun Heo1fd7a692007-01-03 17:32:45 +09001/*
2 * sata_inic162x.c - Driver for Initio 162x SATA controllers
3 *
4 * Copyright 2006 SUSE Linux Products GmbH
5 * Copyright 2006 Tejun Heo <teheo@novell.com>
6 *
7 * This file is released under GPL v2.
8 *
9 * This controller is eccentric and easily locks up if something isn't
10 * right. Documentation is available at initio's website but it only
11 * documents registers (not programming model).
12 *
Tejun Heo22bfc6d2008-04-30 16:35:17 +090013 * This driver has interesting history. The first version was written
14 * from the documentation and a 2.4 IDE driver posted on a Taiwan
15 * company, which didn't use any IDMA features and couldn't handle
16 * LBA48. The resulting driver couldn't handle LBA48 devices either
17 * making it pretty useless.
18 *
19 * After a while, initio picked the driver up, renamed it to
20 * sata_initio162x, updated it to use IDMA for ATA DMA commands and
21 * posted it on their website. It only used ATA_PROT_DMA for IDMA and
22 * attaching both devices and issuing IDMA and !IDMA commands
23 * simultaneously broke it due to PIRQ masking interaction but it did
24 * show how to use the IDMA (ADMA + some initio specific twists)
25 * engine.
26 *
27 * Then, I picked up their changes again and here's the usable driver
28 * which uses IDMA for everything. Everything works now including
29 * LBA48, CD/DVD burning, suspend/resume and hotplug. There are some
30 * issues tho. Result Tf is not resported properly, NCQ isn't
31 * supported yet and CD/DVD writing works with DMA assisted PIO
32 * protocol (which, for native SATA devices, shouldn't cause any
33 * noticeable difference).
34 *
35 * Anyways, so, here's finally a working driver for inic162x. Enjoy!
36 *
37 * initio: If you guys wanna improve the driver regarding result TF
38 * access and other stuff, please feel free to contact me. I'll be
39 * happy to assist.
Tejun Heo1fd7a692007-01-03 17:32:45 +090040 */
41
42#include <linux/kernel.h>
43#include <linux/module.h>
44#include <linux/pci.h>
45#include <scsi/scsi_host.h>
46#include <linux/libata.h>
47#include <linux/blkdev.h>
48#include <scsi/scsi_device.h>
49
50#define DRV_NAME "sata_inic162x"
Tejun Heo22bfc6d2008-04-30 16:35:17 +090051#define DRV_VERSION "0.4"
Tejun Heo1fd7a692007-01-03 17:32:45 +090052
53enum {
Tejun Heoba66b242008-04-30 16:35:16 +090054 MMIO_BAR_PCI = 5,
55 MMIO_BAR_CARDBUS = 1,
Tejun Heo1fd7a692007-01-03 17:32:45 +090056
57 NR_PORTS = 2,
58
Tejun Heo3ad400a2008-04-30 16:35:11 +090059 IDMA_CPB_TBL_SIZE = 4 * 32,
60
61 INIC_DMA_BOUNDARY = 0xffffff,
62
Tejun Heob0dd9b82008-04-30 16:35:09 +090063 HOST_ACTRL = 0x08,
Tejun Heo1fd7a692007-01-03 17:32:45 +090064 HOST_CTL = 0x7c,
65 HOST_STAT = 0x7e,
66 HOST_IRQ_STAT = 0xbc,
67 HOST_IRQ_MASK = 0xbe,
68
69 PORT_SIZE = 0x40,
70
71 /* registers for ATA TF operation */
Tejun Heob0dd9b82008-04-30 16:35:09 +090072 PORT_TF_DATA = 0x00,
73 PORT_TF_FEATURE = 0x01,
74 PORT_TF_NSECT = 0x02,
75 PORT_TF_LBAL = 0x03,
76 PORT_TF_LBAM = 0x04,
77 PORT_TF_LBAH = 0x05,
78 PORT_TF_DEVICE = 0x06,
79 PORT_TF_COMMAND = 0x07,
80 PORT_TF_ALT_STAT = 0x08,
Tejun Heo1fd7a692007-01-03 17:32:45 +090081 PORT_IRQ_STAT = 0x09,
82 PORT_IRQ_MASK = 0x0a,
83 PORT_PRD_CTL = 0x0b,
84 PORT_PRD_ADDR = 0x0c,
85 PORT_PRD_XFERLEN = 0x10,
Tejun Heob0dd9b82008-04-30 16:35:09 +090086 PORT_CPB_CPBLAR = 0x18,
87 PORT_CPB_PTQFIFO = 0x1c,
Tejun Heo1fd7a692007-01-03 17:32:45 +090088
89 /* IDMA register */
90 PORT_IDMA_CTL = 0x14,
Tejun Heob0dd9b82008-04-30 16:35:09 +090091 PORT_IDMA_STAT = 0x16,
92
93 PORT_RPQ_FIFO = 0x1e,
94 PORT_RPQ_CNT = 0x1f,
Tejun Heo1fd7a692007-01-03 17:32:45 +090095
96 PORT_SCR = 0x20,
97
98 /* HOST_CTL bits */
Bob Stewart99580662008-09-11 11:50:03 +020099 HCTL_LEDEN = (1 << 3), /* enable LED operation */
Tejun Heo1fd7a692007-01-03 17:32:45 +0900100 HCTL_IRQOFF = (1 << 8), /* global IRQ off */
Tejun Heob0dd9b82008-04-30 16:35:09 +0900101 HCTL_FTHD0 = (1 << 10), /* fifo threshold 0 */
102 HCTL_FTHD1 = (1 << 11), /* fifo threshold 1*/
103 HCTL_PWRDWN = (1 << 12), /* power down PHYs */
Tejun Heo1fd7a692007-01-03 17:32:45 +0900104 HCTL_SOFTRST = (1 << 13), /* global reset (no phy reset) */
105 HCTL_RPGSEL = (1 << 15), /* register page select */
106
107 HCTL_KNOWN_BITS = HCTL_IRQOFF | HCTL_PWRDWN | HCTL_SOFTRST |
108 HCTL_RPGSEL,
109
110 /* HOST_IRQ_(STAT|MASK) bits */
111 HIRQ_PORT0 = (1 << 0),
112 HIRQ_PORT1 = (1 << 1),
113 HIRQ_SOFT = (1 << 14),
114 HIRQ_GLOBAL = (1 << 15), /* STAT only */
115
116 /* PORT_IRQ_(STAT|MASK) bits */
117 PIRQ_OFFLINE = (1 << 0), /* device unplugged */
118 PIRQ_ONLINE = (1 << 1), /* device plugged */
119 PIRQ_COMPLETE = (1 << 2), /* completion interrupt */
120 PIRQ_FATAL = (1 << 3), /* fatal error */
121 PIRQ_ATA = (1 << 4), /* ATA interrupt */
122 PIRQ_REPLY = (1 << 5), /* reply FIFO not empty */
123 PIRQ_PENDING = (1 << 7), /* port IRQ pending (STAT only) */
124
125 PIRQ_ERR = PIRQ_OFFLINE | PIRQ_ONLINE | PIRQ_FATAL,
Tejun Heof8b0685a2008-04-30 16:35:15 +0900126 PIRQ_MASK_DEFAULT = PIRQ_REPLY | PIRQ_ATA,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900127 PIRQ_MASK_FREEZE = 0xff,
128
129 /* PORT_PRD_CTL bits */
130 PRD_CTL_START = (1 << 0),
131 PRD_CTL_WR = (1 << 3),
132 PRD_CTL_DMAEN = (1 << 7), /* DMA enable */
133
134 /* PORT_IDMA_CTL bits */
135 IDMA_CTL_RST_ATA = (1 << 2), /* hardreset ATA bus */
136 IDMA_CTL_RST_IDMA = (1 << 5), /* reset IDMA machinary */
137 IDMA_CTL_GO = (1 << 7), /* IDMA mode go */
138 IDMA_CTL_ATA_NIEN = (1 << 8), /* ATA IRQ disable */
Tejun Heob0dd9b82008-04-30 16:35:09 +0900139
140 /* PORT_IDMA_STAT bits */
141 IDMA_STAT_PERR = (1 << 0), /* PCI ERROR MODE */
142 IDMA_STAT_CPBERR = (1 << 1), /* ADMA CPB error */
143 IDMA_STAT_LGCY = (1 << 3), /* ADMA legacy */
144 IDMA_STAT_UIRQ = (1 << 4), /* ADMA unsolicited irq */
145 IDMA_STAT_STPD = (1 << 5), /* ADMA stopped */
146 IDMA_STAT_PSD = (1 << 6), /* ADMA pause */
147 IDMA_STAT_DONE = (1 << 7), /* ADMA done */
148
149 IDMA_STAT_ERR = IDMA_STAT_PERR | IDMA_STAT_CPBERR,
150
151 /* CPB Control Flags*/
152 CPB_CTL_VALID = (1 << 0), /* CPB valid */
153 CPB_CTL_QUEUED = (1 << 1), /* queued command */
154 CPB_CTL_DATA = (1 << 2), /* data, rsvd in datasheet */
155 CPB_CTL_IEN = (1 << 3), /* PCI interrupt enable */
156 CPB_CTL_DEVDIR = (1 << 4), /* device direction control */
157
158 /* CPB Response Flags */
159 CPB_RESP_DONE = (1 << 0), /* ATA command complete */
160 CPB_RESP_REL = (1 << 1), /* ATA release */
161 CPB_RESP_IGNORED = (1 << 2), /* CPB ignored */
162 CPB_RESP_ATA_ERR = (1 << 3), /* ATA command error */
163 CPB_RESP_SPURIOUS = (1 << 4), /* ATA spurious interrupt error */
164 CPB_RESP_UNDERFLOW = (1 << 5), /* APRD deficiency length error */
165 CPB_RESP_OVERFLOW = (1 << 6), /* APRD exccess length error */
166 CPB_RESP_CPB_ERR = (1 << 7), /* CPB error flag */
167
168 /* PRD Control Flags */
169 PRD_DRAIN = (1 << 1), /* ignore data excess */
170 PRD_CDB = (1 << 2), /* atapi packet command pointer */
171 PRD_DIRECT_INTR = (1 << 3), /* direct interrupt */
172 PRD_DMA = (1 << 4), /* data transfer method */
173 PRD_WRITE = (1 << 5), /* data dir, rsvd in datasheet */
174 PRD_IOM = (1 << 6), /* io/memory transfer */
175 PRD_END = (1 << 7), /* APRD chain end */
Tejun Heo1fd7a692007-01-03 17:32:45 +0900176};
177
Tejun Heo3ad400a2008-04-30 16:35:11 +0900178/* Comman Parameter Block */
179struct inic_cpb {
180 u8 resp_flags; /* Response Flags */
181 u8 error; /* ATA Error */
182 u8 status; /* ATA Status */
183 u8 ctl_flags; /* Control Flags */
184 __le32 len; /* Total Transfer Length */
185 __le32 prd; /* First PRD pointer */
186 u8 rsvd[4];
187 /* 16 bytes */
188 u8 feature; /* ATA Feature */
189 u8 hob_feature; /* ATA Ex. Feature */
190 u8 device; /* ATA Device/Head */
191 u8 mirctl; /* Mirror Control */
192 u8 nsect; /* ATA Sector Count */
193 u8 hob_nsect; /* ATA Ex. Sector Count */
194 u8 lbal; /* ATA Sector Number */
195 u8 hob_lbal; /* ATA Ex. Sector Number */
196 u8 lbam; /* ATA Cylinder Low */
197 u8 hob_lbam; /* ATA Ex. Cylinder Low */
198 u8 lbah; /* ATA Cylinder High */
199 u8 hob_lbah; /* ATA Ex. Cylinder High */
200 u8 command; /* ATA Command */
201 u8 ctl; /* ATA Control */
202 u8 slave_error; /* Slave ATA Error */
203 u8 slave_status; /* Slave ATA Status */
204 /* 32 bytes */
205} __packed;
206
207/* Physical Region Descriptor */
208struct inic_prd {
209 __le32 mad; /* Physical Memory Address */
210 __le16 len; /* Transfer Length */
211 u8 rsvd;
212 u8 flags; /* Control Flags */
213} __packed;
214
215struct inic_pkt {
216 struct inic_cpb cpb;
Tejun Heob3f677e2008-04-30 16:35:14 +0900217 struct inic_prd prd[LIBATA_MAX_PRD + 1]; /* + 1 for cdb */
218 u8 cdb[ATAPI_CDB_LEN];
Tejun Heo3ad400a2008-04-30 16:35:11 +0900219} __packed;
220
Tejun Heo1fd7a692007-01-03 17:32:45 +0900221struct inic_host_priv {
Tejun Heoba66b242008-04-30 16:35:16 +0900222 void __iomem *mmio_base;
Tejun Heo36f674d2008-04-30 16:35:08 +0900223 u16 cached_hctl;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900224};
225
226struct inic_port_priv {
Tejun Heo3ad400a2008-04-30 16:35:11 +0900227 struct inic_pkt *pkt;
228 dma_addr_t pkt_dma;
229 u32 *cpb_tbl;
230 dma_addr_t cpb_tbl_dma;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900231};
232
Tejun Heo1fd7a692007-01-03 17:32:45 +0900233static struct scsi_host_template inic_sht = {
Tejun Heoab5b0232008-04-30 16:35:12 +0900234 ATA_BASE_SHT(DRV_NAME),
235 .sg_tablesize = LIBATA_MAX_PRD, /* maybe it can be larger? */
Tejun Heo3ad400a2008-04-30 16:35:11 +0900236 .dma_boundary = INIC_DMA_BOUNDARY,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900237};
238
239static const int scr_map[] = {
240 [SCR_STATUS] = 0,
241 [SCR_ERROR] = 1,
242 [SCR_CONTROL] = 2,
243};
244
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400245static void __iomem *inic_port_base(struct ata_port *ap)
Tejun Heo1fd7a692007-01-03 17:32:45 +0900246{
Tejun Heoba66b242008-04-30 16:35:16 +0900247 struct inic_host_priv *hpriv = ap->host->private_data;
248
249 return hpriv->mmio_base + ap->port_no * PORT_SIZE;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900250}
251
Tejun Heo1fd7a692007-01-03 17:32:45 +0900252static void inic_reset_port(void __iomem *port_base)
253{
254 void __iomem *idma_ctl = port_base + PORT_IDMA_CTL;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900255
Tejun Heof8b0685a2008-04-30 16:35:15 +0900256 /* stop IDMA engine */
257 readw(idma_ctl); /* flush */
258 msleep(1);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900259
260 /* mask IRQ and assert reset */
Tejun Heof8b0685a2008-04-30 16:35:15 +0900261 writew(IDMA_CTL_RST_IDMA, idma_ctl);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900262 readw(idma_ctl); /* flush */
Tejun Heo1fd7a692007-01-03 17:32:45 +0900263 msleep(1);
264
265 /* release reset */
Tejun Heof8b0685a2008-04-30 16:35:15 +0900266 writew(0, idma_ctl);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900267
268 /* clear irq */
269 writeb(0xff, port_base + PORT_IRQ_STAT);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900270}
271
Tejun Heo82ef04f2008-07-31 17:02:40 +0900272static int inic_scr_read(struct ata_link *link, unsigned sc_reg, u32 *val)
Tejun Heo1fd7a692007-01-03 17:32:45 +0900273{
Tejun Heo82ef04f2008-07-31 17:02:40 +0900274 void __iomem *scr_addr = inic_port_base(link->ap) + PORT_SCR;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900275 void __iomem *addr;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900276
277 if (unlikely(sc_reg >= ARRAY_SIZE(scr_map)))
Tejun Heoda3dbb12007-07-16 14:29:40 +0900278 return -EINVAL;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900279
280 addr = scr_addr + scr_map[sc_reg] * 4;
Tejun Heoda3dbb12007-07-16 14:29:40 +0900281 *val = readl(scr_addr + scr_map[sc_reg] * 4);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900282
283 /* this controller has stuck DIAG.N, ignore it */
284 if (sc_reg == SCR_ERROR)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900285 *val &= ~SERR_PHYRDY_CHG;
286 return 0;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900287}
288
Tejun Heo82ef04f2008-07-31 17:02:40 +0900289static int inic_scr_write(struct ata_link *link, unsigned sc_reg, u32 val)
Tejun Heo1fd7a692007-01-03 17:32:45 +0900290{
Tejun Heo82ef04f2008-07-31 17:02:40 +0900291 void __iomem *scr_addr = inic_port_base(link->ap) + PORT_SCR;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900292
293 if (unlikely(sc_reg >= ARRAY_SIZE(scr_map)))
Tejun Heoda3dbb12007-07-16 14:29:40 +0900294 return -EINVAL;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900295
Tejun Heo1fd7a692007-01-03 17:32:45 +0900296 writel(val, scr_addr + scr_map[sc_reg] * 4);
Tejun Heoda3dbb12007-07-16 14:29:40 +0900297 return 0;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900298}
299
Tejun Heo3ad400a2008-04-30 16:35:11 +0900300static void inic_stop_idma(struct ata_port *ap)
301{
302 void __iomem *port_base = inic_port_base(ap);
303
304 readb(port_base + PORT_RPQ_FIFO);
305 readb(port_base + PORT_RPQ_CNT);
306 writew(0, port_base + PORT_IDMA_CTL);
307}
308
309static void inic_host_err_intr(struct ata_port *ap, u8 irq_stat, u16 idma_stat)
310{
311 struct ata_eh_info *ehi = &ap->link.eh_info;
312 struct inic_port_priv *pp = ap->private_data;
313 struct inic_cpb *cpb = &pp->pkt->cpb;
314 bool freeze = false;
315
316 ata_ehi_clear_desc(ehi);
317 ata_ehi_push_desc(ehi, "irq_stat=0x%x idma_stat=0x%x",
318 irq_stat, idma_stat);
319
320 inic_stop_idma(ap);
321
322 if (irq_stat & (PIRQ_OFFLINE | PIRQ_ONLINE)) {
323 ata_ehi_push_desc(ehi, "hotplug");
324 ata_ehi_hotplugged(ehi);
325 freeze = true;
326 }
327
328 if (idma_stat & IDMA_STAT_PERR) {
329 ata_ehi_push_desc(ehi, "PCI error");
330 freeze = true;
331 }
332
333 if (idma_stat & IDMA_STAT_CPBERR) {
334 ata_ehi_push_desc(ehi, "CPB error");
335
336 if (cpb->resp_flags & CPB_RESP_IGNORED) {
337 __ata_ehi_push_desc(ehi, " ignored");
338 ehi->err_mask |= AC_ERR_INVALID;
339 freeze = true;
340 }
341
342 if (cpb->resp_flags & CPB_RESP_ATA_ERR)
343 ehi->err_mask |= AC_ERR_DEV;
344
345 if (cpb->resp_flags & CPB_RESP_SPURIOUS) {
346 __ata_ehi_push_desc(ehi, " spurious-intr");
347 ehi->err_mask |= AC_ERR_HSM;
348 freeze = true;
349 }
350
351 if (cpb->resp_flags &
352 (CPB_RESP_UNDERFLOW | CPB_RESP_OVERFLOW)) {
353 __ata_ehi_push_desc(ehi, " data-over/underflow");
354 ehi->err_mask |= AC_ERR_HSM;
355 freeze = true;
356 }
357 }
358
359 if (freeze)
360 ata_port_freeze(ap);
361 else
362 ata_port_abort(ap);
363}
364
Tejun Heo1fd7a692007-01-03 17:32:45 +0900365static void inic_host_intr(struct ata_port *ap)
366{
367 void __iomem *port_base = inic_port_base(ap);
Tejun Heo3ad400a2008-04-30 16:35:11 +0900368 struct ata_queued_cmd *qc = ata_qc_from_tag(ap, ap->link.active_tag);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900369 u8 irq_stat;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900370 u16 idma_stat;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900371
Tejun Heo3ad400a2008-04-30 16:35:11 +0900372 /* read and clear IRQ status */
Tejun Heo1fd7a692007-01-03 17:32:45 +0900373 irq_stat = readb(port_base + PORT_IRQ_STAT);
374 writeb(irq_stat, port_base + PORT_IRQ_STAT);
Tejun Heo3ad400a2008-04-30 16:35:11 +0900375 idma_stat = readw(port_base + PORT_IDMA_STAT);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900376
Tejun Heo3ad400a2008-04-30 16:35:11 +0900377 if (unlikely((irq_stat & PIRQ_ERR) || (idma_stat & IDMA_STAT_ERR)))
378 inic_host_err_intr(ap, irq_stat, idma_stat);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900379
Tejun Heof8b0685a2008-04-30 16:35:15 +0900380 if (unlikely(!qc))
Tejun Heo3ad400a2008-04-30 16:35:11 +0900381 goto spurious;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900382
Tejun Heob3f677e2008-04-30 16:35:14 +0900383 if (likely(idma_stat & IDMA_STAT_DONE)) {
384 inic_stop_idma(ap);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900385
Tejun Heob3f677e2008-04-30 16:35:14 +0900386 /* Depending on circumstances, device error
387 * isn't reported by IDMA, check it explicitly.
388 */
389 if (unlikely(readb(port_base + PORT_TF_COMMAND) &
390 (ATA_DF | ATA_ERR)))
391 qc->err_mask |= AC_ERR_DEV;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900392
Tejun Heob3f677e2008-04-30 16:35:14 +0900393 ata_qc_complete(qc);
394 return;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900395 }
396
397 spurious:
Tejun Heof8b0685a2008-04-30 16:35:15 +0900398 ata_port_printk(ap, KERN_WARNING, "unhandled interrupt: "
399 "cmd=0x%x irq_stat=0x%x idma_stat=0x%x\n",
400 qc ? qc->tf.command : 0xff, irq_stat, idma_stat);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900401}
402
403static irqreturn_t inic_interrupt(int irq, void *dev_instance)
404{
405 struct ata_host *host = dev_instance;
Tejun Heoba66b242008-04-30 16:35:16 +0900406 struct inic_host_priv *hpriv = host->private_data;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900407 u16 host_irq_stat;
408 int i, handled = 0;;
409
Tejun Heoba66b242008-04-30 16:35:16 +0900410 host_irq_stat = readw(hpriv->mmio_base + HOST_IRQ_STAT);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900411
412 if (unlikely(!(host_irq_stat & HIRQ_GLOBAL)))
413 goto out;
414
415 spin_lock(&host->lock);
416
417 for (i = 0; i < NR_PORTS; i++) {
418 struct ata_port *ap = host->ports[i];
419
420 if (!(host_irq_stat & (HIRQ_PORT0 << i)))
421 continue;
422
423 if (likely(ap && !(ap->flags & ATA_FLAG_DISABLED))) {
424 inic_host_intr(ap);
425 handled++;
426 } else {
427 if (ata_ratelimit())
428 dev_printk(KERN_ERR, host->dev, "interrupt "
429 "from disabled port %d (0x%x)\n",
430 i, host_irq_stat);
431 }
432 }
433
434 spin_unlock(&host->lock);
435
436 out:
437 return IRQ_RETVAL(handled);
438}
439
Tejun Heob3f677e2008-04-30 16:35:14 +0900440static int inic_check_atapi_dma(struct ata_queued_cmd *qc)
441{
442 /* For some reason ATAPI_PROT_DMA doesn't work for some
443 * commands including writes and other misc ops. Use PIO
444 * protocol instead, which BTW is driven by the DMA engine
445 * anyway, so it shouldn't make much difference for native
446 * SATA devices.
447 */
448 if (atapi_cmd_type(qc->cdb[0]) == READ)
449 return 0;
450 return 1;
451}
452
Tejun Heo3ad400a2008-04-30 16:35:11 +0900453static void inic_fill_sg(struct inic_prd *prd, struct ata_queued_cmd *qc)
454{
455 struct scatterlist *sg;
456 unsigned int si;
Tejun Heo049e8e02008-04-30 16:35:13 +0900457 u8 flags = 0;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900458
459 if (qc->tf.flags & ATA_TFLAG_WRITE)
460 flags |= PRD_WRITE;
461
Tejun Heo049e8e02008-04-30 16:35:13 +0900462 if (ata_is_dma(qc->tf.protocol))
463 flags |= PRD_DMA;
464
Tejun Heo3ad400a2008-04-30 16:35:11 +0900465 for_each_sg(qc->sg, sg, qc->n_elem, si) {
466 prd->mad = cpu_to_le32(sg_dma_address(sg));
467 prd->len = cpu_to_le16(sg_dma_len(sg));
468 prd->flags = flags;
469 prd++;
470 }
471
472 WARN_ON(!si);
473 prd[-1].flags |= PRD_END;
474}
475
476static void inic_qc_prep(struct ata_queued_cmd *qc)
477{
478 struct inic_port_priv *pp = qc->ap->private_data;
479 struct inic_pkt *pkt = pp->pkt;
480 struct inic_cpb *cpb = &pkt->cpb;
481 struct inic_prd *prd = pkt->prd;
Tejun Heo049e8e02008-04-30 16:35:13 +0900482 bool is_atapi = ata_is_atapi(qc->tf.protocol);
483 bool is_data = ata_is_data(qc->tf.protocol);
Tejun Heob3f677e2008-04-30 16:35:14 +0900484 unsigned int cdb_len = 0;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900485
486 VPRINTK("ENTER\n");
487
Tejun Heo049e8e02008-04-30 16:35:13 +0900488 if (is_atapi)
Tejun Heob3f677e2008-04-30 16:35:14 +0900489 cdb_len = qc->dev->cdb_len;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900490
491 /* prepare packet, based on initio driver */
492 memset(pkt, 0, sizeof(struct inic_pkt));
493
Tejun Heo049e8e02008-04-30 16:35:13 +0900494 cpb->ctl_flags = CPB_CTL_VALID | CPB_CTL_IEN;
Tejun Heob3f677e2008-04-30 16:35:14 +0900495 if (is_atapi || is_data)
Tejun Heo049e8e02008-04-30 16:35:13 +0900496 cpb->ctl_flags |= CPB_CTL_DATA;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900497
Tejun Heob3f677e2008-04-30 16:35:14 +0900498 cpb->len = cpu_to_le32(qc->nbytes + cdb_len);
Tejun Heo3ad400a2008-04-30 16:35:11 +0900499 cpb->prd = cpu_to_le32(pp->pkt_dma + offsetof(struct inic_pkt, prd));
500
501 cpb->device = qc->tf.device;
502 cpb->feature = qc->tf.feature;
503 cpb->nsect = qc->tf.nsect;
504 cpb->lbal = qc->tf.lbal;
505 cpb->lbam = qc->tf.lbam;
506 cpb->lbah = qc->tf.lbah;
507
508 if (qc->tf.flags & ATA_TFLAG_LBA48) {
509 cpb->hob_feature = qc->tf.hob_feature;
510 cpb->hob_nsect = qc->tf.hob_nsect;
511 cpb->hob_lbal = qc->tf.hob_lbal;
512 cpb->hob_lbam = qc->tf.hob_lbam;
513 cpb->hob_lbah = qc->tf.hob_lbah;
514 }
515
516 cpb->command = qc->tf.command;
517 /* don't load ctl - dunno why. it's like that in the initio driver */
518
Tejun Heob3f677e2008-04-30 16:35:14 +0900519 /* setup PRD for CDB */
520 if (is_atapi) {
521 memcpy(pkt->cdb, qc->cdb, ATAPI_CDB_LEN);
522 prd->mad = cpu_to_le32(pp->pkt_dma +
523 offsetof(struct inic_pkt, cdb));
524 prd->len = cpu_to_le16(cdb_len);
525 prd->flags = PRD_CDB | PRD_WRITE;
526 if (!is_data)
527 prd->flags |= PRD_END;
528 prd++;
529 }
530
Tejun Heo3ad400a2008-04-30 16:35:11 +0900531 /* setup sg table */
Tejun Heo049e8e02008-04-30 16:35:13 +0900532 if (is_data)
533 inic_fill_sg(prd, qc);
Tejun Heo3ad400a2008-04-30 16:35:11 +0900534
535 pp->cpb_tbl[0] = pp->pkt_dma;
536}
537
Tejun Heo1fd7a692007-01-03 17:32:45 +0900538static unsigned int inic_qc_issue(struct ata_queued_cmd *qc)
539{
540 struct ata_port *ap = qc->ap;
Tejun Heo3ad400a2008-04-30 16:35:11 +0900541 void __iomem *port_base = inic_port_base(ap);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900542
Tejun Heob3f677e2008-04-30 16:35:14 +0900543 /* fire up the ADMA engine */
Bob Stewart99580662008-09-11 11:50:03 +0200544 writew(HCTL_FTHD0 | HCTL_LEDEN, port_base + HOST_CTL);
Tejun Heob3f677e2008-04-30 16:35:14 +0900545 writew(IDMA_CTL_GO, port_base + PORT_IDMA_CTL);
546 writeb(0, port_base + PORT_CPB_PTQFIFO);
Tejun Heo3ad400a2008-04-30 16:35:11 +0900547
Tejun Heob3f677e2008-04-30 16:35:14 +0900548 return 0;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900549}
550
Tejun Heo364fac02008-05-01 23:55:58 +0900551static void inic_tf_read(struct ata_port *ap, struct ata_taskfile *tf)
552{
553 void __iomem *port_base = inic_port_base(ap);
554
555 tf->feature = readb(port_base + PORT_TF_FEATURE);
556 tf->nsect = readb(port_base + PORT_TF_NSECT);
557 tf->lbal = readb(port_base + PORT_TF_LBAL);
558 tf->lbam = readb(port_base + PORT_TF_LBAM);
559 tf->lbah = readb(port_base + PORT_TF_LBAH);
560 tf->device = readb(port_base + PORT_TF_DEVICE);
561 tf->command = readb(port_base + PORT_TF_COMMAND);
562}
563
564static bool inic_qc_fill_rtf(struct ata_queued_cmd *qc)
565{
566 struct ata_taskfile *rtf = &qc->result_tf;
567 struct ata_taskfile tf;
568
569 /* FIXME: Except for status and error, result TF access
570 * doesn't work. I tried reading from BAR0/2, CPB and BAR5.
571 * None works regardless of which command interface is used.
572 * For now return true iff status indicates device error.
573 * This means that we're reporting bogus sector for RW
574 * failures. Eeekk....
575 */
576 inic_tf_read(qc->ap, &tf);
577
578 if (!(tf.command & ATA_ERR))
579 return false;
580
581 rtf->command = tf.command;
582 rtf->feature = tf.feature;
583 return true;
584}
585
Tejun Heo1fd7a692007-01-03 17:32:45 +0900586static void inic_freeze(struct ata_port *ap)
587{
588 void __iomem *port_base = inic_port_base(ap);
589
Tejun Heoab5b0232008-04-30 16:35:12 +0900590 writeb(PIRQ_MASK_FREEZE, port_base + PORT_IRQ_MASK);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900591 writeb(0xff, port_base + PORT_IRQ_STAT);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900592}
593
594static void inic_thaw(struct ata_port *ap)
595{
596 void __iomem *port_base = inic_port_base(ap);
597
Tejun Heo1fd7a692007-01-03 17:32:45 +0900598 writeb(0xff, port_base + PORT_IRQ_STAT);
Tejun Heoab5b0232008-04-30 16:35:12 +0900599 writeb(PIRQ_MASK_DEFAULT, port_base + PORT_IRQ_MASK);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900600}
601
Tejun Heo364fac02008-05-01 23:55:58 +0900602static int inic_check_ready(struct ata_link *link)
603{
604 void __iomem *port_base = inic_port_base(link->ap);
605
606 return ata_check_ready(readb(port_base + PORT_TF_COMMAND));
607}
608
Tejun Heo1fd7a692007-01-03 17:32:45 +0900609/*
610 * SRST and SControl hardreset don't give valid signature on this
611 * controller. Only controller specific hardreset mechanism works.
612 */
Tejun Heocc0680a2007-08-06 18:36:23 +0900613static int inic_hardreset(struct ata_link *link, unsigned int *class,
Tejun Heod4b2bab2007-02-02 16:50:52 +0900614 unsigned long deadline)
Tejun Heo1fd7a692007-01-03 17:32:45 +0900615{
Tejun Heocc0680a2007-08-06 18:36:23 +0900616 struct ata_port *ap = link->ap;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900617 void __iomem *port_base = inic_port_base(ap);
618 void __iomem *idma_ctl = port_base + PORT_IDMA_CTL;
Tejun Heocc0680a2007-08-06 18:36:23 +0900619 const unsigned long *timing = sata_ehc_deb_timing(&link->eh_context);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900620 int rc;
621
622 /* hammer it into sane state */
623 inic_reset_port(port_base);
624
Tejun Heof8b0685a2008-04-30 16:35:15 +0900625 writew(IDMA_CTL_RST_ATA, idma_ctl);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900626 readw(idma_ctl); /* flush */
627 msleep(1);
Tejun Heof8b0685a2008-04-30 16:35:15 +0900628 writew(0, idma_ctl);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900629
Tejun Heocc0680a2007-08-06 18:36:23 +0900630 rc = sata_link_resume(link, timing, deadline);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900631 if (rc) {
Tejun Heocc0680a2007-08-06 18:36:23 +0900632 ata_link_printk(link, KERN_WARNING, "failed to resume "
Tejun Heofe334602007-02-02 15:29:52 +0900633 "link after reset (errno=%d)\n", rc);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900634 return rc;
635 }
636
Tejun Heo1fd7a692007-01-03 17:32:45 +0900637 *class = ATA_DEV_NONE;
Tejun Heocc0680a2007-08-06 18:36:23 +0900638 if (ata_link_online(link)) {
Tejun Heo1fd7a692007-01-03 17:32:45 +0900639 struct ata_taskfile tf;
640
Tejun Heo705e76b2008-04-07 22:47:19 +0900641 /* wait for link to become ready */
Tejun Heo364fac02008-05-01 23:55:58 +0900642 rc = ata_wait_after_reset(link, deadline, inic_check_ready);
Tejun Heo9b893912007-02-02 16:50:52 +0900643 /* link occupied, -ENODEV too is an error */
644 if (rc) {
Tejun Heocc0680a2007-08-06 18:36:23 +0900645 ata_link_printk(link, KERN_WARNING, "device not ready "
Tejun Heod4b2bab2007-02-02 16:50:52 +0900646 "after hardreset (errno=%d)\n", rc);
647 return rc;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900648 }
649
Tejun Heo364fac02008-05-01 23:55:58 +0900650 inic_tf_read(ap, &tf);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900651 *class = ata_dev_classify(&tf);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900652 }
653
654 return 0;
655}
656
657static void inic_error_handler(struct ata_port *ap)
658{
659 void __iomem *port_base = inic_port_base(ap);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900660
Tejun Heo1fd7a692007-01-03 17:32:45 +0900661 inic_reset_port(port_base);
Tejun Heoa1efdab2008-03-25 12:22:50 +0900662 ata_std_error_handler(ap);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900663}
664
665static void inic_post_internal_cmd(struct ata_queued_cmd *qc)
666{
667 /* make DMA engine forget about the failed command */
Tejun Heoa51d6442007-03-20 15:24:11 +0900668 if (qc->flags & ATA_QCFLAG_FAILED)
Tejun Heo1fd7a692007-01-03 17:32:45 +0900669 inic_reset_port(inic_port_base(qc->ap));
670}
671
Tejun Heo1fd7a692007-01-03 17:32:45 +0900672static void init_port(struct ata_port *ap)
673{
674 void __iomem *port_base = inic_port_base(ap);
Tejun Heo3ad400a2008-04-30 16:35:11 +0900675 struct inic_port_priv *pp = ap->private_data;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900676
Tejun Heo3ad400a2008-04-30 16:35:11 +0900677 /* clear packet and CPB table */
678 memset(pp->pkt, 0, sizeof(struct inic_pkt));
679 memset(pp->cpb_tbl, 0, IDMA_CPB_TBL_SIZE);
680
681 /* setup PRD and CPB lookup table addresses */
Tejun Heo1fd7a692007-01-03 17:32:45 +0900682 writel(ap->prd_dma, port_base + PORT_PRD_ADDR);
Tejun Heo3ad400a2008-04-30 16:35:11 +0900683 writel(pp->cpb_tbl_dma, port_base + PORT_CPB_CPBLAR);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900684}
685
686static int inic_port_resume(struct ata_port *ap)
687{
688 init_port(ap);
689 return 0;
690}
691
692static int inic_port_start(struct ata_port *ap)
693{
Tejun Heo3ad400a2008-04-30 16:35:11 +0900694 struct device *dev = ap->host->dev;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900695 struct inic_port_priv *pp;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900696 int rc;
697
698 /* alloc and initialize private data */
Tejun Heo3ad400a2008-04-30 16:35:11 +0900699 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900700 if (!pp)
701 return -ENOMEM;
702 ap->private_data = pp;
703
Tejun Heo1fd7a692007-01-03 17:32:45 +0900704 /* Alloc resources */
705 rc = ata_port_start(ap);
Tejun Heo36f674d2008-04-30 16:35:08 +0900706 if (rc)
Tejun Heo1fd7a692007-01-03 17:32:45 +0900707 return rc;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900708
Tejun Heo3ad400a2008-04-30 16:35:11 +0900709 pp->pkt = dmam_alloc_coherent(dev, sizeof(struct inic_pkt),
710 &pp->pkt_dma, GFP_KERNEL);
711 if (!pp->pkt)
712 return -ENOMEM;
713
714 pp->cpb_tbl = dmam_alloc_coherent(dev, IDMA_CPB_TBL_SIZE,
715 &pp->cpb_tbl_dma, GFP_KERNEL);
716 if (!pp->cpb_tbl)
717 return -ENOMEM;
718
Tejun Heo1fd7a692007-01-03 17:32:45 +0900719 init_port(ap);
720
721 return 0;
722}
723
Tejun Heo1fd7a692007-01-03 17:32:45 +0900724static struct ata_port_operations inic_port_ops = {
Tejun Heof8b0685a2008-04-30 16:35:15 +0900725 .inherits = &sata_port_ops,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900726
Tejun Heob3f677e2008-04-30 16:35:14 +0900727 .check_atapi_dma = inic_check_atapi_dma,
Tejun Heo3ad400a2008-04-30 16:35:11 +0900728 .qc_prep = inic_qc_prep,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900729 .qc_issue = inic_qc_issue,
Tejun Heo364fac02008-05-01 23:55:58 +0900730 .qc_fill_rtf = inic_qc_fill_rtf,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900731
732 .freeze = inic_freeze,
733 .thaw = inic_thaw,
Tejun Heoa1efdab2008-03-25 12:22:50 +0900734 .hardreset = inic_hardreset,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900735 .error_handler = inic_error_handler,
736 .post_internal_cmd = inic_post_internal_cmd,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900737
Tejun Heo029cfd62008-03-25 12:22:49 +0900738 .scr_read = inic_scr_read,
739 .scr_write = inic_scr_write,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900740
Tejun Heo029cfd62008-03-25 12:22:49 +0900741 .port_resume = inic_port_resume,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900742 .port_start = inic_port_start,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900743};
744
745static struct ata_port_info inic_port_info = {
Tejun Heo1fd7a692007-01-03 17:32:45 +0900746 .flags = ATA_FLAG_SATA | ATA_FLAG_PIO_DMA,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100747 .pio_mask = ATA_PIO4,
748 .mwdma_mask = ATA_MWDMA2,
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400749 .udma_mask = ATA_UDMA6,
Tejun Heo1fd7a692007-01-03 17:32:45 +0900750 .port_ops = &inic_port_ops
751};
752
753static int init_controller(void __iomem *mmio_base, u16 hctl)
754{
755 int i;
756 u16 val;
757
758 hctl &= ~HCTL_KNOWN_BITS;
759
760 /* Soft reset whole controller. Spec says reset duration is 3
761 * PCI clocks, be generous and give it 10ms.
762 */
763 writew(hctl | HCTL_SOFTRST, mmio_base + HOST_CTL);
764 readw(mmio_base + HOST_CTL); /* flush */
765
766 for (i = 0; i < 10; i++) {
767 msleep(1);
768 val = readw(mmio_base + HOST_CTL);
769 if (!(val & HCTL_SOFTRST))
770 break;
771 }
772
773 if (val & HCTL_SOFTRST)
774 return -EIO;
775
776 /* mask all interrupts and reset ports */
777 for (i = 0; i < NR_PORTS; i++) {
778 void __iomem *port_base = mmio_base + i * PORT_SIZE;
779
780 writeb(0xff, port_base + PORT_IRQ_MASK);
781 inic_reset_port(port_base);
782 }
783
784 /* port IRQ is masked now, unmask global IRQ */
785 writew(hctl & ~HCTL_IRQOFF, mmio_base + HOST_CTL);
786 val = readw(mmio_base + HOST_IRQ_MASK);
787 val &= ~(HIRQ_PORT0 | HIRQ_PORT1);
788 writew(val, mmio_base + HOST_IRQ_MASK);
789
790 return 0;
791}
792
Tejun Heo438ac6d2007-03-02 17:31:26 +0900793#ifdef CONFIG_PM
Tejun Heo1fd7a692007-01-03 17:32:45 +0900794static int inic_pci_device_resume(struct pci_dev *pdev)
795{
796 struct ata_host *host = dev_get_drvdata(&pdev->dev);
797 struct inic_host_priv *hpriv = host->private_data;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900798 int rc;
799
Dmitriy Monakhov5aea4082007-03-06 02:37:54 -0800800 rc = ata_pci_device_do_resume(pdev);
801 if (rc)
802 return rc;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900803
804 if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND) {
Tejun Heoba66b242008-04-30 16:35:16 +0900805 rc = init_controller(hpriv->mmio_base, hpriv->cached_hctl);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900806 if (rc)
807 return rc;
808 }
809
810 ata_host_resume(host);
811
812 return 0;
813}
Tejun Heo438ac6d2007-03-02 17:31:26 +0900814#endif
Tejun Heo1fd7a692007-01-03 17:32:45 +0900815
816static int inic_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
817{
818 static int printed_version;
Tejun Heo4447d352007-04-17 23:44:08 +0900819 const struct ata_port_info *ppi[] = { &inic_port_info, NULL };
820 struct ata_host *host;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900821 struct inic_host_priv *hpriv;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900822 void __iomem * const *iomap;
Tejun Heoba66b242008-04-30 16:35:16 +0900823 int mmio_bar;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900824 int i, rc;
825
826 if (!printed_version++)
827 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
828
Tejun Heo4447d352007-04-17 23:44:08 +0900829 /* alloc host */
830 host = ata_host_alloc_pinfo(&pdev->dev, ppi, NR_PORTS);
831 hpriv = devm_kzalloc(&pdev->dev, sizeof(*hpriv), GFP_KERNEL);
832 if (!host || !hpriv)
833 return -ENOMEM;
834
835 host->private_data = hpriv;
836
Tejun Heoba66b242008-04-30 16:35:16 +0900837 /* Acquire resources and fill host. Note that PCI and cardbus
838 * use different BARs.
839 */
Tejun Heo24dc5f32007-01-20 16:00:28 +0900840 rc = pcim_enable_device(pdev);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900841 if (rc)
842 return rc;
843
Tejun Heoba66b242008-04-30 16:35:16 +0900844 if (pci_resource_flags(pdev, MMIO_BAR_PCI) & IORESOURCE_MEM)
845 mmio_bar = MMIO_BAR_PCI;
846 else
847 mmio_bar = MMIO_BAR_CARDBUS;
848
849 rc = pcim_iomap_regions(pdev, 1 << mmio_bar, DRV_NAME);
Tejun Heo0d5ff562007-02-01 15:06:36 +0900850 if (rc)
851 return rc;
Tejun Heo4447d352007-04-17 23:44:08 +0900852 host->iomap = iomap = pcim_iomap_table(pdev);
Tejun Heoba66b242008-04-30 16:35:16 +0900853 hpriv->mmio_base = iomap[mmio_bar];
854 hpriv->cached_hctl = readw(hpriv->mmio_base + HOST_CTL);
Tejun Heo4447d352007-04-17 23:44:08 +0900855
856 for (i = 0; i < NR_PORTS; i++) {
Tejun Heocbcdd872007-08-18 13:14:55 +0900857 struct ata_port *ap = host->ports[i];
Tejun Heocbcdd872007-08-18 13:14:55 +0900858
Tejun Heoba66b242008-04-30 16:35:16 +0900859 ata_port_pbar_desc(ap, mmio_bar, -1, "mmio");
860 ata_port_pbar_desc(ap, mmio_bar, i * PORT_SIZE, "port");
Tejun Heo4447d352007-04-17 23:44:08 +0900861 }
862
Tejun Heo1fd7a692007-01-03 17:32:45 +0900863 /* Set dma_mask. This devices doesn't support 64bit addressing. */
864 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
865 if (rc) {
866 dev_printk(KERN_ERR, &pdev->dev,
867 "32-bit DMA enable failed\n");
Tejun Heo24dc5f32007-01-20 16:00:28 +0900868 return rc;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900869 }
870
871 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
872 if (rc) {
873 dev_printk(KERN_ERR, &pdev->dev,
874 "32-bit consistent DMA enable failed\n");
Tejun Heo24dc5f32007-01-20 16:00:28 +0900875 return rc;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900876 }
877
FUJITA Tomonorib7d86292008-02-04 22:28:05 -0800878 /*
879 * This controller is braindamaged. dma_boundary is 0xffff
880 * like others but it will lock up the whole machine HARD if
881 * 65536 byte PRD entry is fed. Reduce maximum segment size.
882 */
883 rc = pci_set_dma_max_seg_size(pdev, 65536 - 512);
884 if (rc) {
885 dev_printk(KERN_ERR, &pdev->dev,
886 "failed to set the maximum segment size.\n");
887 return rc;
888 }
889
Tejun Heoba66b242008-04-30 16:35:16 +0900890 rc = init_controller(hpriv->mmio_base, hpriv->cached_hctl);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900891 if (rc) {
892 dev_printk(KERN_ERR, &pdev->dev,
893 "failed to initialize controller\n");
Tejun Heo24dc5f32007-01-20 16:00:28 +0900894 return rc;
Tejun Heo1fd7a692007-01-03 17:32:45 +0900895 }
896
897 pci_set_master(pdev);
Tejun Heo4447d352007-04-17 23:44:08 +0900898 return ata_host_activate(host, pdev->irq, inic_interrupt, IRQF_SHARED,
899 &inic_sht);
Tejun Heo1fd7a692007-01-03 17:32:45 +0900900}
901
902static const struct pci_device_id inic_pci_tbl[] = {
903 { PCI_VDEVICE(INIT, 0x1622), },
904 { },
905};
906
907static struct pci_driver inic_pci_driver = {
908 .name = DRV_NAME,
909 .id_table = inic_pci_tbl,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900910#ifdef CONFIG_PM
Tejun Heo1fd7a692007-01-03 17:32:45 +0900911 .suspend = ata_pci_device_suspend,
912 .resume = inic_pci_device_resume,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900913#endif
Tejun Heo1fd7a692007-01-03 17:32:45 +0900914 .probe = inic_init_one,
915 .remove = ata_pci_remove_one,
916};
917
918static int __init inic_init(void)
919{
920 return pci_register_driver(&inic_pci_driver);
921}
922
923static void __exit inic_exit(void)
924{
925 pci_unregister_driver(&inic_pci_driver);
926}
927
928MODULE_AUTHOR("Tejun Heo");
929MODULE_DESCRIPTION("low-level driver for Initio 162x SATA");
930MODULE_LICENSE("GPL v2");
931MODULE_DEVICE_TABLE(pci, inic_pci_tbl);
932MODULE_VERSION(DRV_VERSION);
933
934module_init(inic_init);
935module_exit(inic_exit);