blob: 4d808a91ea7fce06072d21f59712156550f6c3a3 [file] [log] [blame]
Johannes Berg8ca151b2013-01-24 14:25:36 +01001/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +02008 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8ca151b2013-01-24 14:25:36 +01009 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of version 2 of the GNU General Public License as
12 * published by the Free Software Foundation.
13 *
14 * This program is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
22 * USA
23 *
24 * The full GNU General Public License is included in this distribution
Emmanuel Grumbach410dc5a2013-02-18 09:22:28 +020025 * in the file called COPYING.
Johannes Berg8ca151b2013-01-24 14:25:36 +010026 *
27 * Contact Information:
28 * Intel Linux Wireless <ilw@linux.intel.com>
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 *
31 * BSD LICENSE
32 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +020033 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8ca151b2013-01-24 14:25:36 +010034 * All rights reserved.
35 *
36 * Redistribution and use in source and binary forms, with or without
37 * modification, are permitted provided that the following conditions
38 * are met:
39 *
40 * * Redistributions of source code must retain the above copyright
41 * notice, this list of conditions and the following disclaimer.
42 * * Redistributions in binary form must reproduce the above copyright
43 * notice, this list of conditions and the following disclaimer in
44 * the documentation and/or other materials provided with the
45 * distribution.
46 * * Neither the name Intel Corporation nor the names of its
47 * contributors may be used to endorse or promote products derived
48 * from this software without specific prior written permission.
49 *
50 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
51 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
52 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
53 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
54 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
55 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
56 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
57 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
58 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
59 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
60 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
61 *
62 *****************************************************************************/
63
64#ifndef __fw_api_h__
65#define __fw_api_h__
66
67#include "fw-api-rs.h"
68#include "fw-api-tx.h"
69#include "fw-api-sta.h"
70#include "fw-api-mac.h"
71#include "fw-api-power.h"
72#include "fw-api-d3.h"
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +020073#include "fw-api-bt-coex.h"
Johannes Berg8ca151b2013-01-24 14:25:36 +010074
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020075/* maximal number of Tx queues in any platform */
76#define IWL_MVM_MAX_QUEUES 20
77
78/* Tx queue numbers */
Johannes Berg8ca151b2013-01-24 14:25:36 +010079enum {
80 IWL_MVM_OFFCHANNEL_QUEUE = 8,
81 IWL_MVM_CMD_QUEUE = 9,
Johannes Berg8ca151b2013-01-24 14:25:36 +010082};
83
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020084#define IWL_MVM_CMD_FIFO 7
85
Johannes Berg8ca151b2013-01-24 14:25:36 +010086#define IWL_MVM_STATION_COUNT 16
87
88/* commands */
89enum {
90 MVM_ALIVE = 0x1,
91 REPLY_ERROR = 0x2,
92
93 INIT_COMPLETE_NOTIF = 0x4,
94
95 /* PHY context commands */
96 PHY_CONTEXT_CMD = 0x8,
97 DBG_CFG = 0x9,
98
99 /* station table */
Max Stepanov5a258aa2013-04-07 09:11:21 +0300100 ADD_STA_KEY = 0x17,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100101 ADD_STA = 0x18,
102 REMOVE_STA = 0x19,
103
104 /* TX */
105 TX_CMD = 0x1c,
106 TXPATH_FLUSH = 0x1e,
107 MGMT_MCAST_KEY = 0x1f,
108
109 /* global key */
110 WEP_KEY = 0x20,
111
112 /* MAC and Binding commands */
113 MAC_CONTEXT_CMD = 0x28,
114 TIME_EVENT_CMD = 0x29, /* both CMD and response */
115 TIME_EVENT_NOTIFICATION = 0x2a,
116 BINDING_CONTEXT_CMD = 0x2b,
117 TIME_QUOTA_CMD = 0x2c,
Johannes Berg4ac6cb52013-08-08 09:30:13 +0200118 NON_QOS_TX_COUNTER_CMD = 0x2d,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100119
120 LQ_CMD = 0x4e,
121
122 /* Calibration */
123 TEMPERATURE_NOTIFICATION = 0x62,
124 CALIBRATION_CFG_CMD = 0x65,
125 CALIBRATION_RES_NOTIFICATION = 0x66,
126 CALIBRATION_COMPLETE_NOTIFICATION = 0x67,
127 RADIO_VERSION_NOTIFICATION = 0x68,
128
129 /* Scan offload */
130 SCAN_OFFLOAD_REQUEST_CMD = 0x51,
131 SCAN_OFFLOAD_ABORT_CMD = 0x52,
132 SCAN_OFFLOAD_COMPLETE = 0x6D,
133 SCAN_OFFLOAD_UPDATE_PROFILES_CMD = 0x6E,
134 SCAN_OFFLOAD_CONFIG_CMD = 0x6f,
David Spinadel35a000b2013-08-28 09:29:43 +0300135 MATCH_FOUND_NOTIFICATION = 0xd9,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100136
137 /* Phy */
138 PHY_CONFIGURATION_CMD = 0x6a,
139 CALIB_RES_NOTIF_PHY_DB = 0x6b,
140 /* PHY_DB_CMD = 0x6c, */
141
Alexander Bondare811ada2013-03-10 15:29:44 +0200142 /* Power - legacy power table command */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100143 POWER_TABLE_CMD = 0x77,
Alexander Bondar175a70b2013-04-14 20:59:37 +0300144 PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION = 0x78,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100145
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +0300146 /* Thermal Throttling*/
147 REPLY_THERMAL_MNG_BACKOFF = 0x7e,
148
Johannes Berg8ca151b2013-01-24 14:25:36 +0100149 /* Scanning */
150 SCAN_REQUEST_CMD = 0x80,
151 SCAN_ABORT_CMD = 0x81,
152 SCAN_START_NOTIFICATION = 0x82,
153 SCAN_RESULTS_NOTIFICATION = 0x83,
154 SCAN_COMPLETE_NOTIFICATION = 0x84,
155
156 /* NVM */
157 NVM_ACCESS_CMD = 0x88,
158
159 SET_CALIB_DEFAULT_CMD = 0x8e,
160
Ilan Peer571765c2013-03-05 15:26:03 +0200161 BEACON_NOTIFICATION = 0x90,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100162 BEACON_TEMPLATE_CMD = 0x91,
163 TX_ANT_CONFIGURATION_CMD = 0x98,
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200164 BT_CONFIG = 0x9b,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100165 STATISTICS_NOTIFICATION = 0x9d,
Johannes Berg3e56ead2013-02-15 22:23:18 +0100166 EOSP_NOTIFICATION = 0x9e,
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300167 REDUCE_TX_POWER_CMD = 0x9f,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100168
169 /* RF-KILL commands and notifications */
170 CARD_STATE_CMD = 0xa0,
171 CARD_STATE_NOTIFICATION = 0xa1,
172
Hila Gonend64048e2013-03-13 18:00:03 +0200173 MISSED_BEACONS_NOTIFICATION = 0xa2,
174
Alexander Bondare811ada2013-03-10 15:29:44 +0200175 /* Power - new power table command */
176 MAC_PM_POWER_TABLE = 0xa9,
177
Johannes Berg8ca151b2013-01-24 14:25:36 +0100178 REPLY_RX_PHY_CMD = 0xc0,
179 REPLY_RX_MPDU_CMD = 0xc1,
180 BA_NOTIF = 0xc5,
181
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200182 /* BT Coex */
183 BT_COEX_PRIO_TABLE = 0xcc,
184 BT_COEX_PROT_ENV = 0xcd,
185 BT_PROFILE_NOTIFICATION = 0xce,
Emmanuel Grumbachdac94da2013-06-18 07:35:27 +0300186 BT_COEX_CI = 0x5d,
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200187
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +0200188 REPLY_SF_CFG_CMD = 0xd1,
Hila Gonen7df15b12012-12-12 11:16:19 +0200189 REPLY_BEACON_FILTERING_CMD = 0xd2,
190
Johannes Berg8ca151b2013-01-24 14:25:36 +0100191 REPLY_DEBUG_CMD = 0xf0,
192 DEBUG_LOG_MSG = 0xf7,
193
Eliad Pellerc87163b2014-01-08 10:11:11 +0200194 BCAST_FILTER_CMD = 0xcf,
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +0300195 MCAST_FILTER_CMD = 0xd0,
196
Johannes Berg8ca151b2013-01-24 14:25:36 +0100197 /* D3 commands/notifications */
198 D3_CONFIG_CMD = 0xd3,
199 PROT_OFFLOAD_CONFIG_CMD = 0xd4,
200 OFFLOADS_QUERY_CMD = 0xd5,
201 REMOTE_WAKE_CONFIG_CMD = 0xd6,
Arik Nemtsov98ee7782013-10-02 16:58:09 +0300202 D0I3_END_CMD = 0xed,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100203
204 /* for WoWLAN in particular */
205 WOWLAN_PATTERNS = 0xe0,
206 WOWLAN_CONFIGURATION = 0xe1,
207 WOWLAN_TSC_RSC_PARAM = 0xe2,
208 WOWLAN_TKIP_PARAM = 0xe3,
209 WOWLAN_KEK_KCK_MATERIAL = 0xe4,
210 WOWLAN_GET_STATUSES = 0xe5,
211 WOWLAN_TX_POWER_PER_DB = 0xe6,
212
213 /* and for NetDetect */
214 NET_DETECT_CONFIG_CMD = 0x54,
215 NET_DETECT_PROFILES_QUERY_CMD = 0x56,
216 NET_DETECT_PROFILES_CMD = 0x57,
217 NET_DETECT_HOTSPOTS_CMD = 0x58,
218 NET_DETECT_HOTSPOTS_QUERY_CMD = 0x59,
219
220 REPLY_MAX = 0xff,
221};
222
223/**
224 * struct iwl_cmd_response - generic response struct for most commands
225 * @status: status of the command asked, changes for each one
226 */
227struct iwl_cmd_response {
228 __le32 status;
229};
230
231/*
232 * struct iwl_tx_ant_cfg_cmd
233 * @valid: valid antenna configuration
234 */
235struct iwl_tx_ant_cfg_cmd {
236 __le32 valid;
237} __packed;
238
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300239/**
240 * struct iwl_reduce_tx_power_cmd - TX power reduction command
241 * REDUCE_TX_POWER_CMD = 0x9f
242 * @flags: (reserved for future implementation)
243 * @mac_context_id: id of the mac ctx for which we are reducing TX power.
244 * @pwr_restriction: TX power restriction in dBms.
245 */
246struct iwl_reduce_tx_power_cmd {
247 u8 flags;
248 u8 mac_context_id;
249 __le16 pwr_restriction;
250} __packed; /* TX_REDUCED_POWER_API_S_VER_1 */
251
Johannes Berg8ca151b2013-01-24 14:25:36 +0100252/*
253 * Calibration control struct.
254 * Sent as part of the phy configuration command.
255 * @flow_trigger: bitmap for which calibrations to perform according to
256 * flow triggers.
257 * @event_trigger: bitmap for which calibrations to perform according to
258 * event triggers.
259 */
260struct iwl_calib_ctrl {
261 __le32 flow_trigger;
262 __le32 event_trigger;
263} __packed;
264
265/* This enum defines the bitmap of various calibrations to enable in both
266 * init ucode and runtime ucode through CALIBRATION_CFG_CMD.
267 */
268enum iwl_calib_cfg {
269 IWL_CALIB_CFG_XTAL_IDX = BIT(0),
270 IWL_CALIB_CFG_TEMPERATURE_IDX = BIT(1),
271 IWL_CALIB_CFG_VOLTAGE_READ_IDX = BIT(2),
272 IWL_CALIB_CFG_PAPD_IDX = BIT(3),
273 IWL_CALIB_CFG_TX_PWR_IDX = BIT(4),
274 IWL_CALIB_CFG_DC_IDX = BIT(5),
275 IWL_CALIB_CFG_BB_FILTER_IDX = BIT(6),
276 IWL_CALIB_CFG_LO_LEAKAGE_IDX = BIT(7),
277 IWL_CALIB_CFG_TX_IQ_IDX = BIT(8),
278 IWL_CALIB_CFG_TX_IQ_SKEW_IDX = BIT(9),
279 IWL_CALIB_CFG_RX_IQ_IDX = BIT(10),
280 IWL_CALIB_CFG_RX_IQ_SKEW_IDX = BIT(11),
281 IWL_CALIB_CFG_SENSITIVITY_IDX = BIT(12),
282 IWL_CALIB_CFG_CHAIN_NOISE_IDX = BIT(13),
283 IWL_CALIB_CFG_DISCONNECTED_ANT_IDX = BIT(14),
284 IWL_CALIB_CFG_ANT_COUPLING_IDX = BIT(15),
285 IWL_CALIB_CFG_DAC_IDX = BIT(16),
286 IWL_CALIB_CFG_ABS_IDX = BIT(17),
287 IWL_CALIB_CFG_AGC_IDX = BIT(18),
288};
289
290/*
291 * Phy configuration command.
292 */
293struct iwl_phy_cfg_cmd {
294 __le32 phy_cfg;
295 struct iwl_calib_ctrl calib_control;
296} __packed;
297
298#define PHY_CFG_RADIO_TYPE (BIT(0) | BIT(1))
299#define PHY_CFG_RADIO_STEP (BIT(2) | BIT(3))
300#define PHY_CFG_RADIO_DASH (BIT(4) | BIT(5))
301#define PHY_CFG_PRODUCT_NUMBER (BIT(6) | BIT(7))
302#define PHY_CFG_TX_CHAIN_A BIT(8)
303#define PHY_CFG_TX_CHAIN_B BIT(9)
304#define PHY_CFG_TX_CHAIN_C BIT(10)
305#define PHY_CFG_RX_CHAIN_A BIT(12)
306#define PHY_CFG_RX_CHAIN_B BIT(13)
307#define PHY_CFG_RX_CHAIN_C BIT(14)
308
309
310/* Target of the NVM_ACCESS_CMD */
311enum {
312 NVM_ACCESS_TARGET_CACHE = 0,
313 NVM_ACCESS_TARGET_OTP = 1,
314 NVM_ACCESS_TARGET_EEPROM = 2,
315};
316
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200317/* Section types for NVM_ACCESS_CMD */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100318enum {
Eran Hararyae2b21b2014-01-09 08:08:24 +0200319 NVM_SECTION_TYPE_SW = 1,
Eran Harary77db0a32014-02-04 14:21:38 +0200320 NVM_SECTION_TYPE_REGULATORY = 3,
Eran Hararyae2b21b2014-01-09 08:08:24 +0200321 NVM_SECTION_TYPE_CALIBRATION = 4,
322 NVM_SECTION_TYPE_PRODUCTION = 5,
Eran Harary77db0a32014-02-04 14:21:38 +0200323 NVM_SECTION_TYPE_MAC_OVERRIDE = 11,
324 NVM_MAX_NUM_SECTIONS = 12,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100325};
326
327/**
328 * struct iwl_nvm_access_cmd_ver2 - Request the device to send an NVM section
329 * @op_code: 0 - read, 1 - write
330 * @target: NVM_ACCESS_TARGET_*
331 * @type: NVM_SECTION_TYPE_*
332 * @offset: offset in bytes into the section
333 * @length: in bytes, to read/write
334 * @data: if write operation, the data to write. On read its empty
335 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200336struct iwl_nvm_access_cmd {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100337 u8 op_code;
338 u8 target;
339 __le16 type;
340 __le16 offset;
341 __le16 length;
342 u8 data[];
343} __packed; /* NVM_ACCESS_CMD_API_S_VER_2 */
344
345/**
346 * struct iwl_nvm_access_resp_ver2 - response to NVM_ACCESS_CMD
347 * @offset: offset in bytes into the section
348 * @length: in bytes, either how much was written or read
349 * @type: NVM_SECTION_TYPE_*
350 * @status: 0 for success, fail otherwise
351 * @data: if read operation, the data returned. Empty on write.
352 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200353struct iwl_nvm_access_resp {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100354 __le16 offset;
355 __le16 length;
356 __le16 type;
357 __le16 status;
358 u8 data[];
359} __packed; /* NVM_ACCESS_CMD_RESP_API_S_VER_2 */
360
361/* MVM_ALIVE 0x1 */
362
363/* alive response is_valid values */
364#define ALIVE_RESP_UCODE_OK BIT(0)
365#define ALIVE_RESP_RFKILL BIT(1)
366
367/* alive response ver_type values */
368enum {
369 FW_TYPE_HW = 0,
370 FW_TYPE_PROT = 1,
371 FW_TYPE_AP = 2,
372 FW_TYPE_WOWLAN = 3,
373 FW_TYPE_TIMING = 4,
374 FW_TYPE_WIPAN = 5
375};
376
377/* alive response ver_subtype values */
378enum {
379 FW_SUBTYPE_FULL_FEATURE = 0,
380 FW_SUBTYPE_BOOTSRAP = 1, /* Not valid */
381 FW_SUBTYPE_REDUCED = 2,
382 FW_SUBTYPE_ALIVE_ONLY = 3,
383 FW_SUBTYPE_WOWLAN = 4,
384 FW_SUBTYPE_AP_SUBTYPE = 5,
385 FW_SUBTYPE_WIPAN = 6,
386 FW_SUBTYPE_INITIALIZE = 9
387};
388
389#define IWL_ALIVE_STATUS_ERR 0xDEAD
390#define IWL_ALIVE_STATUS_OK 0xCAFE
391
392#define IWL_ALIVE_FLG_RFKILL BIT(0)
393
394struct mvm_alive_resp {
395 __le16 status;
396 __le16 flags;
397 u8 ucode_minor;
398 u8 ucode_major;
399 __le16 id;
400 u8 api_minor;
401 u8 api_major;
402 u8 ver_subtype;
403 u8 ver_type;
404 u8 mac;
405 u8 opt;
406 __le16 reserved2;
407 __le32 timestamp;
408 __le32 error_event_table_ptr; /* SRAM address for error log */
409 __le32 log_event_table_ptr; /* SRAM address for event log */
410 __le32 cpu_register_ptr;
411 __le32 dbgm_config_ptr;
412 __le32 alive_counter_ptr;
413 __le32 scd_base_ptr; /* SRAM address for SCD */
414} __packed; /* ALIVE_RES_API_S_VER_1 */
415
Eran Harary01a9ca52014-02-03 09:29:57 +0200416struct mvm_alive_resp_ver2 {
417 __le16 status;
418 __le16 flags;
419 u8 ucode_minor;
420 u8 ucode_major;
421 __le16 id;
422 u8 api_minor;
423 u8 api_major;
424 u8 ver_subtype;
425 u8 ver_type;
426 u8 mac;
427 u8 opt;
428 __le16 reserved2;
429 __le32 timestamp;
430 __le32 error_event_table_ptr; /* SRAM address for error log */
431 __le32 log_event_table_ptr; /* SRAM address for LMAC event log */
432 __le32 cpu_register_ptr;
433 __le32 dbgm_config_ptr;
434 __le32 alive_counter_ptr;
435 __le32 scd_base_ptr; /* SRAM address for SCD */
436 __le32 st_fwrd_addr; /* pointer to Store and forward */
437 __le32 st_fwrd_size;
438 u8 umac_minor; /* UMAC version: minor */
439 u8 umac_major; /* UMAC version: major */
440 __le16 umac_id; /* UMAC version: id */
441 __le32 error_info_addr; /* SRAM address for UMAC error log */
442 __le32 dbg_print_buff_addr;
443} __packed; /* ALIVE_RES_API_S_VER_2 */
444
Johannes Berg8ca151b2013-01-24 14:25:36 +0100445/* Error response/notification */
446enum {
447 FW_ERR_UNKNOWN_CMD = 0x0,
448 FW_ERR_INVALID_CMD_PARAM = 0x1,
449 FW_ERR_SERVICE = 0x2,
450 FW_ERR_ARC_MEMORY = 0x3,
451 FW_ERR_ARC_CODE = 0x4,
452 FW_ERR_WATCH_DOG = 0x5,
453 FW_ERR_WEP_GRP_KEY_INDX = 0x10,
454 FW_ERR_WEP_KEY_SIZE = 0x11,
455 FW_ERR_OBSOLETE_FUNC = 0x12,
456 FW_ERR_UNEXPECTED = 0xFE,
457 FW_ERR_FATAL = 0xFF
458};
459
460/**
461 * struct iwl_error_resp - FW error indication
462 * ( REPLY_ERROR = 0x2 )
463 * @error_type: one of FW_ERR_*
464 * @cmd_id: the command ID for which the error occured
465 * @bad_cmd_seq_num: sequence number of the erroneous command
466 * @error_service: which service created the error, applicable only if
467 * error_type = 2, otherwise 0
468 * @timestamp: TSF in usecs.
469 */
470struct iwl_error_resp {
471 __le32 error_type;
472 u8 cmd_id;
473 u8 reserved1;
474 __le16 bad_cmd_seq_num;
475 __le32 error_service;
476 __le64 timestamp;
477} __packed;
478
479
480/* Common PHY, MAC and Bindings definitions */
481
482#define MAX_MACS_IN_BINDING (3)
483#define MAX_BINDINGS (4)
484#define AUX_BINDING_INDEX (3)
485#define MAX_PHYS (4)
486
487/* Used to extract ID and color from the context dword */
488#define FW_CTXT_ID_POS (0)
489#define FW_CTXT_ID_MSK (0xff << FW_CTXT_ID_POS)
490#define FW_CTXT_COLOR_POS (8)
491#define FW_CTXT_COLOR_MSK (0xff << FW_CTXT_COLOR_POS)
492#define FW_CTXT_INVALID (0xffffffff)
493
494#define FW_CMD_ID_AND_COLOR(_id, _color) ((_id << FW_CTXT_ID_POS) |\
495 (_color << FW_CTXT_COLOR_POS))
496
497/* Possible actions on PHYs, MACs and Bindings */
498enum {
499 FW_CTXT_ACTION_STUB = 0,
500 FW_CTXT_ACTION_ADD,
501 FW_CTXT_ACTION_MODIFY,
502 FW_CTXT_ACTION_REMOVE,
503 FW_CTXT_ACTION_NUM
504}; /* COMMON_CONTEXT_ACTION_API_E_VER_1 */
505
506/* Time Events */
507
508/* Time Event types, according to MAC type */
509enum iwl_time_event_type {
510 /* BSS Station Events */
511 TE_BSS_STA_AGGRESSIVE_ASSOC,
512 TE_BSS_STA_ASSOC,
513 TE_BSS_EAP_DHCP_PROT,
514 TE_BSS_QUIET_PERIOD,
515
516 /* P2P Device Events */
517 TE_P2P_DEVICE_DISCOVERABLE,
518 TE_P2P_DEVICE_LISTEN,
519 TE_P2P_DEVICE_ACTION_SCAN,
520 TE_P2P_DEVICE_FULL_SCAN,
521
522 /* P2P Client Events */
523 TE_P2P_CLIENT_AGGRESSIVE_ASSOC,
524 TE_P2P_CLIENT_ASSOC,
525 TE_P2P_CLIENT_QUIET_PERIOD,
526
527 /* P2P GO Events */
528 TE_P2P_GO_ASSOC_PROT,
529 TE_P2P_GO_REPETITIVE_NOA,
530 TE_P2P_GO_CT_WINDOW,
531
532 /* WiDi Sync Events */
533 TE_WIDI_TX_SYNC,
534
535 TE_MAX
536}; /* MAC_EVENT_TYPE_API_E_VER_1 */
537
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300538
539
540/* Time event - defines for command API v1 */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100541
542/*
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300543 * @TE_V1_FRAG_NONE: fragmentation of the time event is NOT allowed.
544 * @TE_V1_FRAG_SINGLE: fragmentation of the time event is allowed, but only
545 * the first fragment is scheduled.
546 * @TE_V1_FRAG_DUAL: fragmentation of the time event is allowed, but only
547 * the first 2 fragments are scheduled.
548 * @TE_V1_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
549 * number of fragments are valid.
Johannes Berg8ca151b2013-01-24 14:25:36 +0100550 *
551 * Other than the constant defined above, specifying a fragmentation value 'x'
552 * means that the event can be fragmented but only the first 'x' will be
553 * scheduled.
554 */
555enum {
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300556 TE_V1_FRAG_NONE = 0,
557 TE_V1_FRAG_SINGLE = 1,
558 TE_V1_FRAG_DUAL = 2,
559 TE_V1_FRAG_ENDLESS = 0xffffffff
Johannes Berg8ca151b2013-01-24 14:25:36 +0100560};
561
Johannes Berg8ca151b2013-01-24 14:25:36 +0100562/* If a Time Event can be fragmented, this is the max number of fragments */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300563#define TE_V1_FRAG_MAX_MSK 0x0fffffff
564/* Repeat the time event endlessly (until removed) */
565#define TE_V1_REPEAT_ENDLESS 0xffffffff
566/* If a Time Event has bounded repetitions, this is the maximal value */
567#define TE_V1_REPEAT_MAX_MSK_V1 0x0fffffff
568
569/* Time Event dependencies: none, on another TE, or in a specific time */
570enum {
571 TE_V1_INDEPENDENT = 0,
572 TE_V1_DEP_OTHER = BIT(0),
573 TE_V1_DEP_TSF = BIT(1),
574 TE_V1_EVENT_SOCIOPATHIC = BIT(2),
575}; /* MAC_EVENT_DEPENDENCY_POLICY_API_E_VER_2 */
576
577/*
578 * @TE_V1_NOTIF_NONE: no notifications
579 * @TE_V1_NOTIF_HOST_EVENT_START: request/receive notification on event start
580 * @TE_V1_NOTIF_HOST_EVENT_END:request/receive notification on event end
581 * @TE_V1_NOTIF_INTERNAL_EVENT_START: internal FW use
582 * @TE_V1_NOTIF_INTERNAL_EVENT_END: internal FW use.
583 * @TE_V1_NOTIF_HOST_FRAG_START: request/receive notification on frag start
584 * @TE_V1_NOTIF_HOST_FRAG_END:request/receive notification on frag end
585 * @TE_V1_NOTIF_INTERNAL_FRAG_START: internal FW use.
586 * @TE_V1_NOTIF_INTERNAL_FRAG_END: internal FW use.
587 *
588 * Supported Time event notifications configuration.
589 * A notification (both event and fragment) includes a status indicating weather
590 * the FW was able to schedule the event or not. For fragment start/end
591 * notification the status is always success. There is no start/end fragment
592 * notification for monolithic events.
593 */
594enum {
595 TE_V1_NOTIF_NONE = 0,
596 TE_V1_NOTIF_HOST_EVENT_START = BIT(0),
597 TE_V1_NOTIF_HOST_EVENT_END = BIT(1),
598 TE_V1_NOTIF_INTERNAL_EVENT_START = BIT(2),
599 TE_V1_NOTIF_INTERNAL_EVENT_END = BIT(3),
600 TE_V1_NOTIF_HOST_FRAG_START = BIT(4),
601 TE_V1_NOTIF_HOST_FRAG_END = BIT(5),
602 TE_V1_NOTIF_INTERNAL_FRAG_START = BIT(6),
603 TE_V1_NOTIF_INTERNAL_FRAG_END = BIT(7),
604}; /* MAC_EVENT_ACTION_API_E_VER_2 */
605
Johannes Berg8ca151b2013-01-24 14:25:36 +0100606
607/**
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300608 * struct iwl_time_event_cmd_api_v1 - configuring Time Events
609 * with struct MAC_TIME_EVENT_DATA_API_S_VER_1 (see also
610 * with version 2. determined by IWL_UCODE_TLV_FLAGS)
Johannes Berg8ca151b2013-01-24 14:25:36 +0100611 * ( TIME_EVENT_CMD = 0x29 )
612 * @id_and_color: ID and color of the relevant MAC
613 * @action: action to perform, one of FW_CTXT_ACTION_*
614 * @id: this field has two meanings, depending on the action:
615 * If the action is ADD, then it means the type of event to add.
616 * For all other actions it is the unique event ID assigned when the
617 * event was added by the FW.
618 * @apply_time: When to start the Time Event (in GP2)
619 * @max_delay: maximum delay to event's start (apply time), in TU
620 * @depends_on: the unique ID of the event we depend on (if any)
621 * @interval: interval between repetitions, in TU
622 * @interval_reciprocal: 2^32 / interval
623 * @duration: duration of event in TU
624 * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300625 * @dep_policy: one of TE_V1_INDEPENDENT, TE_V1_DEP_OTHER, TE_V1_DEP_TSF
626 * and TE_V1_EVENT_SOCIOPATHIC
Johannes Berg8ca151b2013-01-24 14:25:36 +0100627 * @is_present: 0 or 1, are we present or absent during the Time Event
628 * @max_frags: maximal number of fragments the Time Event can be divided to
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300629 * @notify: notifications using TE_V1_NOTIF_* (whom to notify when)
Johannes Berg8ca151b2013-01-24 14:25:36 +0100630 */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300631struct iwl_time_event_cmd_v1 {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100632 /* COMMON_INDEX_HDR_API_S_VER_1 */
633 __le32 id_and_color;
634 __le32 action;
635 __le32 id;
636 /* MAC_TIME_EVENT_DATA_API_S_VER_1 */
637 __le32 apply_time;
638 __le32 max_delay;
639 __le32 dep_policy;
640 __le32 depends_on;
641 __le32 is_present;
642 __le32 max_frags;
643 __le32 interval;
644 __le32 interval_reciprocal;
645 __le32 duration;
646 __le32 repeat;
647 __le32 notify;
648} __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_1 */
649
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300650
651/* Time event - defines for command API v2 */
652
653/*
654 * @TE_V2_FRAG_NONE: fragmentation of the time event is NOT allowed.
655 * @TE_V2_FRAG_SINGLE: fragmentation of the time event is allowed, but only
656 * the first fragment is scheduled.
657 * @TE_V2_FRAG_DUAL: fragmentation of the time event is allowed, but only
658 * the first 2 fragments are scheduled.
659 * @TE_V2_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
660 * number of fragments are valid.
661 *
662 * Other than the constant defined above, specifying a fragmentation value 'x'
663 * means that the event can be fragmented but only the first 'x' will be
664 * scheduled.
665 */
666enum {
667 TE_V2_FRAG_NONE = 0,
668 TE_V2_FRAG_SINGLE = 1,
669 TE_V2_FRAG_DUAL = 2,
670 TE_V2_FRAG_MAX = 0xfe,
671 TE_V2_FRAG_ENDLESS = 0xff
672};
673
674/* Repeat the time event endlessly (until removed) */
675#define TE_V2_REPEAT_ENDLESS 0xff
676/* If a Time Event has bounded repetitions, this is the maximal value */
677#define TE_V2_REPEAT_MAX 0xfe
678
679#define TE_V2_PLACEMENT_POS 12
680#define TE_V2_ABSENCE_POS 15
681
682/* Time event policy values (for time event cmd api v2)
683 * A notification (both event and fragment) includes a status indicating weather
684 * the FW was able to schedule the event or not. For fragment start/end
685 * notification the status is always success. There is no start/end fragment
686 * notification for monolithic events.
687 *
688 * @TE_V2_DEFAULT_POLICY: independent, social, present, unoticable
689 * @TE_V2_NOTIF_HOST_EVENT_START: request/receive notification on event start
690 * @TE_V2_NOTIF_HOST_EVENT_END:request/receive notification on event end
691 * @TE_V2_NOTIF_INTERNAL_EVENT_START: internal FW use
692 * @TE_V2_NOTIF_INTERNAL_EVENT_END: internal FW use.
693 * @TE_V2_NOTIF_HOST_FRAG_START: request/receive notification on frag start
694 * @TE_V2_NOTIF_HOST_FRAG_END:request/receive notification on frag end
695 * @TE_V2_NOTIF_INTERNAL_FRAG_START: internal FW use.
696 * @TE_V2_NOTIF_INTERNAL_FRAG_END: internal FW use.
697 * @TE_V2_DEP_OTHER: depends on another time event
698 * @TE_V2_DEP_TSF: depends on a specific time
699 * @TE_V2_EVENT_SOCIOPATHIC: can't co-exist with other events of tha same MAC
700 * @TE_V2_ABSENCE: are we present or absent during the Time Event.
701 */
702enum {
703 TE_V2_DEFAULT_POLICY = 0x0,
704
705 /* notifications (event start/stop, fragment start/stop) */
706 TE_V2_NOTIF_HOST_EVENT_START = BIT(0),
707 TE_V2_NOTIF_HOST_EVENT_END = BIT(1),
708 TE_V2_NOTIF_INTERNAL_EVENT_START = BIT(2),
709 TE_V2_NOTIF_INTERNAL_EVENT_END = BIT(3),
710
711 TE_V2_NOTIF_HOST_FRAG_START = BIT(4),
712 TE_V2_NOTIF_HOST_FRAG_END = BIT(5),
713 TE_V2_NOTIF_INTERNAL_FRAG_START = BIT(6),
714 TE_V2_NOTIF_INTERNAL_FRAG_END = BIT(7),
715
716 TE_V2_NOTIF_MSK = 0xff,
717
718 /* placement characteristics */
719 TE_V2_DEP_OTHER = BIT(TE_V2_PLACEMENT_POS),
720 TE_V2_DEP_TSF = BIT(TE_V2_PLACEMENT_POS + 1),
721 TE_V2_EVENT_SOCIOPATHIC = BIT(TE_V2_PLACEMENT_POS + 2),
722
723 /* are we present or absent during the Time Event. */
724 TE_V2_ABSENCE = BIT(TE_V2_ABSENCE_POS),
725};
726
727/**
728 * struct iwl_time_event_cmd_api_v2 - configuring Time Events
729 * with struct MAC_TIME_EVENT_DATA_API_S_VER_2 (see also
730 * with version 1. determined by IWL_UCODE_TLV_FLAGS)
731 * ( TIME_EVENT_CMD = 0x29 )
732 * @id_and_color: ID and color of the relevant MAC
733 * @action: action to perform, one of FW_CTXT_ACTION_*
734 * @id: this field has two meanings, depending on the action:
735 * If the action is ADD, then it means the type of event to add.
736 * For all other actions it is the unique event ID assigned when the
737 * event was added by the FW.
738 * @apply_time: When to start the Time Event (in GP2)
739 * @max_delay: maximum delay to event's start (apply time), in TU
740 * @depends_on: the unique ID of the event we depend on (if any)
741 * @interval: interval between repetitions, in TU
742 * @duration: duration of event in TU
743 * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS
744 * @max_frags: maximal number of fragments the Time Event can be divided to
745 * @policy: defines whether uCode shall notify the host or other uCode modules
746 * on event and/or fragment start and/or end
747 * using one of TE_INDEPENDENT, TE_DEP_OTHER, TE_DEP_TSF
748 * TE_EVENT_SOCIOPATHIC
749 * using TE_ABSENCE and using TE_NOTIF_*
750 */
751struct iwl_time_event_cmd_v2 {
752 /* COMMON_INDEX_HDR_API_S_VER_1 */
753 __le32 id_and_color;
754 __le32 action;
755 __le32 id;
756 /* MAC_TIME_EVENT_DATA_API_S_VER_2 */
757 __le32 apply_time;
758 __le32 max_delay;
759 __le32 depends_on;
760 __le32 interval;
761 __le32 duration;
762 u8 repeat;
763 u8 max_frags;
764 __le16 policy;
765} __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_2 */
766
Johannes Berg8ca151b2013-01-24 14:25:36 +0100767/**
768 * struct iwl_time_event_resp - response structure to iwl_time_event_cmd
769 * @status: bit 0 indicates success, all others specify errors
770 * @id: the Time Event type
771 * @unique_id: the unique ID assigned (in ADD) or given (others) to the TE
772 * @id_and_color: ID and color of the relevant MAC
773 */
774struct iwl_time_event_resp {
775 __le32 status;
776 __le32 id;
777 __le32 unique_id;
778 __le32 id_and_color;
779} __packed; /* MAC_TIME_EVENT_RSP_API_S_VER_1 */
780
781/**
782 * struct iwl_time_event_notif - notifications of time event start/stop
783 * ( TIME_EVENT_NOTIFICATION = 0x2a )
784 * @timestamp: action timestamp in GP2
785 * @session_id: session's unique id
786 * @unique_id: unique id of the Time Event itself
787 * @id_and_color: ID and color of the relevant MAC
788 * @action: one of TE_NOTIF_START or TE_NOTIF_END
789 * @status: true if scheduled, false otherwise (not executed)
790 */
791struct iwl_time_event_notif {
792 __le32 timestamp;
793 __le32 session_id;
794 __le32 unique_id;
795 __le32 id_and_color;
796 __le32 action;
797 __le32 status;
798} __packed; /* MAC_TIME_EVENT_NTFY_API_S_VER_1 */
799
800
801/* Bindings and Time Quota */
802
803/**
804 * struct iwl_binding_cmd - configuring bindings
805 * ( BINDING_CONTEXT_CMD = 0x2b )
806 * @id_and_color: ID and color of the relevant Binding
807 * @action: action to perform, one of FW_CTXT_ACTION_*
808 * @macs: array of MAC id and colors which belong to the binding
809 * @phy: PHY id and color which belongs to the binding
810 */
811struct iwl_binding_cmd {
812 /* COMMON_INDEX_HDR_API_S_VER_1 */
813 __le32 id_and_color;
814 __le32 action;
815 /* BINDING_DATA_API_S_VER_1 */
816 __le32 macs[MAX_MACS_IN_BINDING];
817 __le32 phy;
818} __packed; /* BINDING_CMD_API_S_VER_1 */
819
Ilan Peer35adfd62013-02-04 13:16:24 +0200820/* The maximal number of fragments in the FW's schedule session */
821#define IWL_MVM_MAX_QUOTA 128
822
Johannes Berg8ca151b2013-01-24 14:25:36 +0100823/**
824 * struct iwl_time_quota_data - configuration of time quota per binding
825 * @id_and_color: ID and color of the relevant Binding
826 * @quota: absolute time quota in TU. The scheduler will try to divide the
827 * remainig quota (after Time Events) according to this quota.
828 * @max_duration: max uninterrupted context duration in TU
829 */
830struct iwl_time_quota_data {
831 __le32 id_and_color;
832 __le32 quota;
833 __le32 max_duration;
834} __packed; /* TIME_QUOTA_DATA_API_S_VER_1 */
835
836/**
837 * struct iwl_time_quota_cmd - configuration of time quota between bindings
838 * ( TIME_QUOTA_CMD = 0x2c )
839 * @quotas: allocations per binding
840 */
841struct iwl_time_quota_cmd {
842 struct iwl_time_quota_data quotas[MAX_BINDINGS];
843} __packed; /* TIME_QUOTA_ALLOCATION_CMD_API_S_VER_1 */
844
845
846/* PHY context */
847
848/* Supported bands */
849#define PHY_BAND_5 (0)
850#define PHY_BAND_24 (1)
851
852/* Supported channel width, vary if there is VHT support */
853#define PHY_VHT_CHANNEL_MODE20 (0x0)
854#define PHY_VHT_CHANNEL_MODE40 (0x1)
855#define PHY_VHT_CHANNEL_MODE80 (0x2)
856#define PHY_VHT_CHANNEL_MODE160 (0x3)
857
858/*
859 * Control channel position:
860 * For legacy set bit means upper channel, otherwise lower.
861 * For VHT - bit-2 marks if the control is lower/upper relative to center-freq
862 * bits-1:0 mark the distance from the center freq. for 20Mhz, offset is 0.
863 * center_freq
864 * |
865 * 40Mhz |_______|_______|
866 * 80Mhz |_______|_______|_______|_______|
867 * 160Mhz |_______|_______|_______|_______|_______|_______|_______|_______|
868 * code 011 010 001 000 | 100 101 110 111
869 */
870#define PHY_VHT_CTRL_POS_1_BELOW (0x0)
871#define PHY_VHT_CTRL_POS_2_BELOW (0x1)
872#define PHY_VHT_CTRL_POS_3_BELOW (0x2)
873#define PHY_VHT_CTRL_POS_4_BELOW (0x3)
874#define PHY_VHT_CTRL_POS_1_ABOVE (0x4)
875#define PHY_VHT_CTRL_POS_2_ABOVE (0x5)
876#define PHY_VHT_CTRL_POS_3_ABOVE (0x6)
877#define PHY_VHT_CTRL_POS_4_ABOVE (0x7)
878
879/*
880 * @band: PHY_BAND_*
881 * @channel: channel number
882 * @width: PHY_[VHT|LEGACY]_CHANNEL_*
883 * @ctrl channel: PHY_[VHT|LEGACY]_CTRL_*
884 */
885struct iwl_fw_channel_info {
886 u8 band;
887 u8 channel;
888 u8 width;
889 u8 ctrl_pos;
890} __packed;
891
892#define PHY_RX_CHAIN_DRIVER_FORCE_POS (0)
893#define PHY_RX_CHAIN_DRIVER_FORCE_MSK \
894 (0x1 << PHY_RX_CHAIN_DRIVER_FORCE_POS)
895#define PHY_RX_CHAIN_VALID_POS (1)
896#define PHY_RX_CHAIN_VALID_MSK \
897 (0x7 << PHY_RX_CHAIN_VALID_POS)
898#define PHY_RX_CHAIN_FORCE_SEL_POS (4)
899#define PHY_RX_CHAIN_FORCE_SEL_MSK \
900 (0x7 << PHY_RX_CHAIN_FORCE_SEL_POS)
901#define PHY_RX_CHAIN_FORCE_MIMO_SEL_POS (7)
902#define PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK \
903 (0x7 << PHY_RX_CHAIN_FORCE_MIMO_SEL_POS)
904#define PHY_RX_CHAIN_CNT_POS (10)
905#define PHY_RX_CHAIN_CNT_MSK \
906 (0x3 << PHY_RX_CHAIN_CNT_POS)
907#define PHY_RX_CHAIN_MIMO_CNT_POS (12)
908#define PHY_RX_CHAIN_MIMO_CNT_MSK \
909 (0x3 << PHY_RX_CHAIN_MIMO_CNT_POS)
910#define PHY_RX_CHAIN_MIMO_FORCE_POS (14)
911#define PHY_RX_CHAIN_MIMO_FORCE_MSK \
912 (0x1 << PHY_RX_CHAIN_MIMO_FORCE_POS)
913
914/* TODO: fix the value, make it depend on firmware at runtime? */
915#define NUM_PHY_CTX 3
916
917/* TODO: complete missing documentation */
918/**
919 * struct iwl_phy_context_cmd - config of the PHY context
920 * ( PHY_CONTEXT_CMD = 0x8 )
921 * @id_and_color: ID and color of the relevant Binding
922 * @action: action to perform, one of FW_CTXT_ACTION_*
923 * @apply_time: 0 means immediate apply and context switch.
924 * other value means apply new params after X usecs
925 * @tx_param_color: ???
926 * @channel_info:
927 * @txchain_info: ???
928 * @rxchain_info: ???
929 * @acquisition_data: ???
930 * @dsp_cfg_flags: set to 0
931 */
932struct iwl_phy_context_cmd {
933 /* COMMON_INDEX_HDR_API_S_VER_1 */
934 __le32 id_and_color;
935 __le32 action;
936 /* PHY_CONTEXT_DATA_API_S_VER_1 */
937 __le32 apply_time;
938 __le32 tx_param_color;
939 struct iwl_fw_channel_info ci;
940 __le32 txchain_info;
941 __le32 rxchain_info;
942 __le32 acquisition_data;
943 __le32 dsp_cfg_flags;
944} __packed; /* PHY_CONTEXT_CMD_API_VER_1 */
945
946#define IWL_RX_INFO_PHY_CNT 8
Avri Altmana2d7b872013-07-09 01:42:17 +0300947#define IWL_RX_INFO_ENERGY_ANT_ABC_IDX 1
948#define IWL_RX_INFO_ENERGY_ANT_A_MSK 0x000000ff
949#define IWL_RX_INFO_ENERGY_ANT_B_MSK 0x0000ff00
950#define IWL_RX_INFO_ENERGY_ANT_C_MSK 0x00ff0000
951#define IWL_RX_INFO_ENERGY_ANT_A_POS 0
952#define IWL_RX_INFO_ENERGY_ANT_B_POS 8
953#define IWL_RX_INFO_ENERGY_ANT_C_POS 16
954
Johannes Berg8ca151b2013-01-24 14:25:36 +0100955#define IWL_RX_INFO_AGC_IDX 1
956#define IWL_RX_INFO_RSSI_AB_IDX 2
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +0200957#define IWL_OFDM_AGC_A_MSK 0x0000007f
958#define IWL_OFDM_AGC_A_POS 0
959#define IWL_OFDM_AGC_B_MSK 0x00003f80
960#define IWL_OFDM_AGC_B_POS 7
961#define IWL_OFDM_AGC_CODE_MSK 0x3fe00000
962#define IWL_OFDM_AGC_CODE_POS 20
Johannes Berg8ca151b2013-01-24 14:25:36 +0100963#define IWL_OFDM_RSSI_INBAND_A_MSK 0x00ff
Johannes Berg8ca151b2013-01-24 14:25:36 +0100964#define IWL_OFDM_RSSI_A_POS 0
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +0200965#define IWL_OFDM_RSSI_ALLBAND_A_MSK 0xff00
966#define IWL_OFDM_RSSI_ALLBAND_A_POS 8
Johannes Berg8ca151b2013-01-24 14:25:36 +0100967#define IWL_OFDM_RSSI_INBAND_B_MSK 0xff0000
Johannes Berg8ca151b2013-01-24 14:25:36 +0100968#define IWL_OFDM_RSSI_B_POS 16
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +0200969#define IWL_OFDM_RSSI_ALLBAND_B_MSK 0xff000000
970#define IWL_OFDM_RSSI_ALLBAND_B_POS 24
Johannes Berg8ca151b2013-01-24 14:25:36 +0100971
972/**
973 * struct iwl_rx_phy_info - phy info
974 * (REPLY_RX_PHY_CMD = 0xc0)
975 * @non_cfg_phy_cnt: non configurable DSP phy data byte count
976 * @cfg_phy_cnt: configurable DSP phy data byte count
977 * @stat_id: configurable DSP phy data set ID
978 * @reserved1:
979 * @system_timestamp: GP2 at on air rise
980 * @timestamp: TSF at on air rise
981 * @beacon_time_stamp: beacon at on-air rise
982 * @phy_flags: general phy flags: band, modulation, ...
983 * @channel: channel number
984 * @non_cfg_phy_buf: for various implementations of non_cfg_phy
985 * @rate_n_flags: RATE_MCS_*
986 * @byte_count: frame's byte-count
987 * @frame_time: frame's time on the air, based on byte count and frame rate
988 * calculation
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +0200989 * @mac_active_msk: what MACs were active when the frame was received
Johannes Berg8ca151b2013-01-24 14:25:36 +0100990 *
991 * Before each Rx, the device sends this data. It contains PHY information
992 * about the reception of the packet.
993 */
994struct iwl_rx_phy_info {
995 u8 non_cfg_phy_cnt;
996 u8 cfg_phy_cnt;
997 u8 stat_id;
998 u8 reserved1;
999 __le32 system_timestamp;
1000 __le64 timestamp;
1001 __le32 beacon_time_stamp;
1002 __le16 phy_flags;
1003 __le16 channel;
1004 __le32 non_cfg_phy[IWL_RX_INFO_PHY_CNT];
1005 __le32 rate_n_flags;
1006 __le32 byte_count;
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +02001007 __le16 mac_active_msk;
Johannes Berg8ca151b2013-01-24 14:25:36 +01001008 __le16 frame_time;
1009} __packed;
1010
1011struct iwl_rx_mpdu_res_start {
1012 __le16 byte_count;
1013 __le16 reserved;
1014} __packed;
1015
1016/**
1017 * enum iwl_rx_phy_flags - to parse %iwl_rx_phy_info phy_flags
1018 * @RX_RES_PHY_FLAGS_BAND_24: true if the packet was received on 2.4 band
1019 * @RX_RES_PHY_FLAGS_MOD_CCK:
1020 * @RX_RES_PHY_FLAGS_SHORT_PREAMBLE: true if packet's preamble was short
1021 * @RX_RES_PHY_FLAGS_NARROW_BAND:
1022 * @RX_RES_PHY_FLAGS_ANTENNA: antenna on which the packet was received
1023 * @RX_RES_PHY_FLAGS_AGG: set if the packet was part of an A-MPDU
1024 * @RX_RES_PHY_FLAGS_OFDM_HT: The frame was an HT frame
1025 * @RX_RES_PHY_FLAGS_OFDM_GF: The frame used GF preamble
1026 * @RX_RES_PHY_FLAGS_OFDM_VHT: The frame was a VHT frame
1027 */
1028enum iwl_rx_phy_flags {
1029 RX_RES_PHY_FLAGS_BAND_24 = BIT(0),
1030 RX_RES_PHY_FLAGS_MOD_CCK = BIT(1),
1031 RX_RES_PHY_FLAGS_SHORT_PREAMBLE = BIT(2),
1032 RX_RES_PHY_FLAGS_NARROW_BAND = BIT(3),
1033 RX_RES_PHY_FLAGS_ANTENNA = (0x7 << 4),
1034 RX_RES_PHY_FLAGS_ANTENNA_POS = 4,
1035 RX_RES_PHY_FLAGS_AGG = BIT(7),
1036 RX_RES_PHY_FLAGS_OFDM_HT = BIT(8),
1037 RX_RES_PHY_FLAGS_OFDM_GF = BIT(9),
1038 RX_RES_PHY_FLAGS_OFDM_VHT = BIT(10),
1039};
1040
1041/**
1042 * enum iwl_mvm_rx_status - written by fw for each Rx packet
1043 * @RX_MPDU_RES_STATUS_CRC_OK: CRC is fine
1044 * @RX_MPDU_RES_STATUS_OVERRUN_OK: there was no RXE overflow
1045 * @RX_MPDU_RES_STATUS_SRC_STA_FOUND:
1046 * @RX_MPDU_RES_STATUS_KEY_VALID:
1047 * @RX_MPDU_RES_STATUS_KEY_PARAM_OK:
1048 * @RX_MPDU_RES_STATUS_ICV_OK: ICV is fine, if not, the packet is destroyed
1049 * @RX_MPDU_RES_STATUS_MIC_OK: used for CCM alg only. TKIP MIC is checked
1050 * in the driver.
1051 * @RX_MPDU_RES_STATUS_TTAK_OK: TTAK is fine
1052 * @RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR: valid for alg = CCM_CMAC or
1053 * alg = CCM only. Checks replay attack for 11w frames. Relevant only if
1054 * %RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME is set.
1055 * @RX_MPDU_RES_STATUS_SEC_NO_ENC: this frame is not encrypted
1056 * @RX_MPDU_RES_STATUS_SEC_WEP_ENC: this frame is encrypted using WEP
1057 * @RX_MPDU_RES_STATUS_SEC_CCM_ENC: this frame is encrypted using CCM
1058 * @RX_MPDU_RES_STATUS_SEC_TKIP_ENC: this frame is encrypted using TKIP
1059 * @RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC: this frame is encrypted using CCM_CMAC
1060 * @RX_MPDU_RES_STATUS_SEC_ENC_ERR: this frame couldn't be decrypted
1061 * @RX_MPDU_RES_STATUS_SEC_ENC_MSK: bitmask of the encryption algorithm
1062 * @RX_MPDU_RES_STATUS_DEC_DONE: this frame has been successfully decrypted
1063 * @RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP:
1064 * @RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP:
1065 * @RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT:
1066 * @RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME: this frame is an 11w management frame
1067 * @RX_MPDU_RES_STATUS_HASH_INDEX_MSK:
1068 * @RX_MPDU_RES_STATUS_STA_ID_MSK:
1069 * @RX_MPDU_RES_STATUS_RRF_KILL:
1070 * @RX_MPDU_RES_STATUS_FILTERING_MSK:
1071 * @RX_MPDU_RES_STATUS2_FILTERING_MSK:
1072 */
1073enum iwl_mvm_rx_status {
1074 RX_MPDU_RES_STATUS_CRC_OK = BIT(0),
1075 RX_MPDU_RES_STATUS_OVERRUN_OK = BIT(1),
1076 RX_MPDU_RES_STATUS_SRC_STA_FOUND = BIT(2),
1077 RX_MPDU_RES_STATUS_KEY_VALID = BIT(3),
1078 RX_MPDU_RES_STATUS_KEY_PARAM_OK = BIT(4),
1079 RX_MPDU_RES_STATUS_ICV_OK = BIT(5),
1080 RX_MPDU_RES_STATUS_MIC_OK = BIT(6),
1081 RX_MPDU_RES_STATUS_TTAK_OK = BIT(7),
1082 RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR = BIT(7),
1083 RX_MPDU_RES_STATUS_SEC_NO_ENC = (0 << 8),
1084 RX_MPDU_RES_STATUS_SEC_WEP_ENC = (1 << 8),
1085 RX_MPDU_RES_STATUS_SEC_CCM_ENC = (2 << 8),
1086 RX_MPDU_RES_STATUS_SEC_TKIP_ENC = (3 << 8),
Max Stepanove36e5432013-08-27 19:56:13 +03001087 RX_MPDU_RES_STATUS_SEC_EXT_ENC = (4 << 8),
Johannes Berg8ca151b2013-01-24 14:25:36 +01001088 RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC = (6 << 8),
1089 RX_MPDU_RES_STATUS_SEC_ENC_ERR = (7 << 8),
1090 RX_MPDU_RES_STATUS_SEC_ENC_MSK = (7 << 8),
1091 RX_MPDU_RES_STATUS_DEC_DONE = BIT(11),
1092 RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP = BIT(12),
1093 RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP = BIT(13),
1094 RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT = BIT(14),
1095 RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME = BIT(15),
1096 RX_MPDU_RES_STATUS_HASH_INDEX_MSK = (0x3F0000),
1097 RX_MPDU_RES_STATUS_STA_ID_MSK = (0x1f000000),
1098 RX_MPDU_RES_STATUS_RRF_KILL = BIT(29),
1099 RX_MPDU_RES_STATUS_FILTERING_MSK = (0xc00000),
1100 RX_MPDU_RES_STATUS2_FILTERING_MSK = (0xc0000000),
1101};
1102
1103/**
1104 * struct iwl_radio_version_notif - information on the radio version
1105 * ( RADIO_VERSION_NOTIFICATION = 0x68 )
1106 * @radio_flavor:
1107 * @radio_step:
1108 * @radio_dash:
1109 */
1110struct iwl_radio_version_notif {
1111 __le32 radio_flavor;
1112 __le32 radio_step;
1113 __le32 radio_dash;
1114} __packed; /* RADIO_VERSION_NOTOFICATION_S_VER_1 */
1115
1116enum iwl_card_state_flags {
1117 CARD_ENABLED = 0x00,
1118 HW_CARD_DISABLED = 0x01,
1119 SW_CARD_DISABLED = 0x02,
1120 CT_KILL_CARD_DISABLED = 0x04,
1121 HALT_CARD_DISABLED = 0x08,
1122 CARD_DISABLED_MSK = 0x0f,
1123 CARD_IS_RX_ON = 0x10,
1124};
1125
1126/**
1127 * struct iwl_radio_version_notif - information on the radio version
1128 * ( CARD_STATE_NOTIFICATION = 0xa1 )
1129 * @flags: %iwl_card_state_flags
1130 */
1131struct iwl_card_state_notif {
1132 __le32 flags;
1133} __packed; /* CARD_STATE_NTFY_API_S_VER_1 */
1134
1135/**
Hila Gonend64048e2013-03-13 18:00:03 +02001136 * struct iwl_missed_beacons_notif - information on missed beacons
1137 * ( MISSED_BEACONS_NOTIFICATION = 0xa2 )
1138 * @mac_id: interface ID
1139 * @consec_missed_beacons_since_last_rx: number of consecutive missed
1140 * beacons since last RX.
1141 * @consec_missed_beacons: number of consecutive missed beacons
1142 * @num_expected_beacons:
1143 * @num_recvd_beacons:
1144 */
1145struct iwl_missed_beacons_notif {
1146 __le32 mac_id;
1147 __le32 consec_missed_beacons_since_last_rx;
1148 __le32 consec_missed_beacons;
1149 __le32 num_expected_beacons;
1150 __le32 num_recvd_beacons;
1151} __packed; /* MISSED_BEACON_NTFY_API_S_VER_3 */
1152
1153/**
Johannes Berg8ca151b2013-01-24 14:25:36 +01001154 * struct iwl_set_calib_default_cmd - set default value for calibration.
1155 * ( SET_CALIB_DEFAULT_CMD = 0x8e )
1156 * @calib_index: the calibration to set value for
1157 * @length: of data
1158 * @data: the value to set for the calibration result
1159 */
1160struct iwl_set_calib_default_cmd {
1161 __le16 calib_index;
1162 __le16 length;
1163 u8 data[0];
1164} __packed; /* PHY_CALIB_OVERRIDE_VALUES_S */
1165
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001166#define MAX_PORT_ID_NUM 2
Eliad Pellere59647e2013-11-28 14:08:50 +02001167#define MAX_MCAST_FILTERING_ADDRESSES 256
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001168
1169/**
1170 * struct iwl_mcast_filter_cmd - configure multicast filter.
1171 * @filter_own: Set 1 to filter out multicast packets sent by station itself
1172 * @port_id: Multicast MAC addresses array specifier. This is a strange way
1173 * to identify network interface adopted in host-device IF.
1174 * It is used by FW as index in array of addresses. This array has
1175 * MAX_PORT_ID_NUM members.
1176 * @count: Number of MAC addresses in the array
1177 * @pass_all: Set 1 to pass all multicast packets.
1178 * @bssid: current association BSSID.
1179 * @addr_list: Place holder for array of MAC addresses.
1180 * IMPORTANT: add padding if necessary to ensure DWORD alignment.
1181 */
1182struct iwl_mcast_filter_cmd {
1183 u8 filter_own;
1184 u8 port_id;
1185 u8 count;
1186 u8 pass_all;
1187 u8 bssid[6];
1188 u8 reserved[2];
1189 u8 addr_list[0];
1190} __packed; /* MCAST_FILTERING_CMD_API_S_VER_1 */
1191
Eliad Pellerc87163b2014-01-08 10:11:11 +02001192#define MAX_BCAST_FILTERS 8
1193#define MAX_BCAST_FILTER_ATTRS 2
1194
1195/**
1196 * enum iwl_mvm_bcast_filter_attr_offset - written by fw for each Rx packet
1197 * @BCAST_FILTER_OFFSET_PAYLOAD_START: offset is from payload start.
1198 * @BCAST_FILTER_OFFSET_IP_END: offset is from ip header end (i.e.
1199 * start of ip payload).
1200 */
1201enum iwl_mvm_bcast_filter_attr_offset {
1202 BCAST_FILTER_OFFSET_PAYLOAD_START = 0,
1203 BCAST_FILTER_OFFSET_IP_END = 1,
1204};
1205
1206/**
1207 * struct iwl_fw_bcast_filter_attr - broadcast filter attribute
1208 * @offset_type: &enum iwl_mvm_bcast_filter_attr_offset.
1209 * @offset: starting offset of this pattern.
1210 * @val: value to match - big endian (MSB is the first
1211 * byte to match from offset pos).
1212 * @mask: mask to match (big endian).
1213 */
1214struct iwl_fw_bcast_filter_attr {
1215 u8 offset_type;
1216 u8 offset;
1217 __le16 reserved1;
1218 __be32 val;
1219 __be32 mask;
1220} __packed; /* BCAST_FILTER_ATT_S_VER_1 */
1221
1222/**
1223 * enum iwl_mvm_bcast_filter_frame_type - filter frame type
1224 * @BCAST_FILTER_FRAME_TYPE_ALL: consider all frames.
1225 * @BCAST_FILTER_FRAME_TYPE_IPV4: consider only ipv4 frames
1226 */
1227enum iwl_mvm_bcast_filter_frame_type {
1228 BCAST_FILTER_FRAME_TYPE_ALL = 0,
1229 BCAST_FILTER_FRAME_TYPE_IPV4 = 1,
1230};
1231
1232/**
1233 * struct iwl_fw_bcast_filter - broadcast filter
1234 * @discard: discard frame (1) or let it pass (0).
1235 * @frame_type: &enum iwl_mvm_bcast_filter_frame_type.
1236 * @num_attrs: number of valid attributes in this filter.
1237 * @attrs: attributes of this filter. a filter is considered matched
1238 * only when all its attributes are matched (i.e. AND relationship)
1239 */
1240struct iwl_fw_bcast_filter {
1241 u8 discard;
1242 u8 frame_type;
1243 u8 num_attrs;
1244 u8 reserved1;
1245 struct iwl_fw_bcast_filter_attr attrs[MAX_BCAST_FILTER_ATTRS];
1246} __packed; /* BCAST_FILTER_S_VER_1 */
1247
1248/**
1249 * struct iwl_fw_bcast_mac - per-mac broadcast filtering configuration.
1250 * @default_discard: default action for this mac (discard (1) / pass (0)).
1251 * @attached_filters: bitmap of relevant filters for this mac.
1252 */
1253struct iwl_fw_bcast_mac {
1254 u8 default_discard;
1255 u8 reserved1;
1256 __le16 attached_filters;
1257} __packed; /* BCAST_MAC_CONTEXT_S_VER_1 */
1258
1259/**
1260 * struct iwl_bcast_filter_cmd - broadcast filtering configuration
1261 * @disable: enable (0) / disable (1)
1262 * @max_bcast_filters: max number of filters (MAX_BCAST_FILTERS)
1263 * @max_macs: max number of macs (NUM_MAC_INDEX_DRIVER)
1264 * @filters: broadcast filters
1265 * @macs: broadcast filtering configuration per-mac
1266 */
1267struct iwl_bcast_filter_cmd {
1268 u8 disable;
1269 u8 max_bcast_filters;
1270 u8 max_macs;
1271 u8 reserved1;
1272 struct iwl_fw_bcast_filter filters[MAX_BCAST_FILTERS];
1273 struct iwl_fw_bcast_mac macs[NUM_MAC_INDEX_DRIVER];
1274} __packed; /* BCAST_FILTERING_HCMD_API_S_VER_1 */
1275
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001276struct mvm_statistics_dbg {
1277 __le32 burst_check;
1278 __le32 burst_count;
1279 __le32 wait_for_silence_timeout_cnt;
1280 __le32 reserved[3];
1281} __packed; /* STATISTICS_DEBUG_API_S_VER_2 */
1282
1283struct mvm_statistics_div {
1284 __le32 tx_on_a;
1285 __le32 tx_on_b;
1286 __le32 exec_time;
1287 __le32 probe_time;
1288 __le32 rssi_ant;
1289 __le32 reserved2;
1290} __packed; /* STATISTICS_SLOW_DIV_API_S_VER_2 */
1291
1292struct mvm_statistics_general_common {
1293 __le32 temperature; /* radio temperature */
1294 __le32 temperature_m; /* radio voltage */
1295 struct mvm_statistics_dbg dbg;
1296 __le32 sleep_time;
1297 __le32 slots_out;
1298 __le32 slots_idle;
1299 __le32 ttl_timestamp;
1300 struct mvm_statistics_div div;
1301 __le32 rx_enable_counter;
1302 /*
1303 * num_of_sos_states:
1304 * count the number of times we have to re-tune
1305 * in order to get out of bad PHY status
1306 */
1307 __le32 num_of_sos_states;
1308} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1309
1310struct mvm_statistics_rx_non_phy {
1311 __le32 bogus_cts; /* CTS received when not expecting CTS */
1312 __le32 bogus_ack; /* ACK received when not expecting ACK */
1313 __le32 non_bssid_frames; /* number of frames with BSSID that
1314 * doesn't belong to the STA BSSID */
1315 __le32 filtered_frames; /* count frames that were dumped in the
1316 * filtering process */
1317 __le32 non_channel_beacons; /* beacons with our bss id but not on
1318 * our serving channel */
1319 __le32 channel_beacons; /* beacons with our bss id and in our
1320 * serving channel */
1321 __le32 num_missed_bcon; /* number of missed beacons */
1322 __le32 adc_rx_saturation_time; /* count in 0.8us units the time the
1323 * ADC was in saturation */
1324 __le32 ina_detection_search_time;/* total time (in 0.8us) searched
1325 * for INA */
1326 __le32 beacon_silence_rssi_a; /* RSSI silence after beacon frame */
1327 __le32 beacon_silence_rssi_b; /* RSSI silence after beacon frame */
1328 __le32 beacon_silence_rssi_c; /* RSSI silence after beacon frame */
1329 __le32 interference_data_flag; /* flag for interference data
1330 * availability. 1 when data is
1331 * available. */
1332 __le32 channel_load; /* counts RX Enable time in uSec */
1333 __le32 dsp_false_alarms; /* DSP false alarm (both OFDM
1334 * and CCK) counter */
1335 __le32 beacon_rssi_a;
1336 __le32 beacon_rssi_b;
1337 __le32 beacon_rssi_c;
1338 __le32 beacon_energy_a;
1339 __le32 beacon_energy_b;
1340 __le32 beacon_energy_c;
1341 __le32 num_bt_kills;
1342 __le32 mac_id;
1343 __le32 directed_data_mpdu;
1344} __packed; /* STATISTICS_RX_NON_PHY_API_S_VER_3 */
1345
1346struct mvm_statistics_rx_phy {
1347 __le32 ina_cnt;
1348 __le32 fina_cnt;
1349 __le32 plcp_err;
1350 __le32 crc32_err;
1351 __le32 overrun_err;
1352 __le32 early_overrun_err;
1353 __le32 crc32_good;
1354 __le32 false_alarm_cnt;
1355 __le32 fina_sync_err_cnt;
1356 __le32 sfd_timeout;
1357 __le32 fina_timeout;
1358 __le32 unresponded_rts;
1359 __le32 rxe_frame_limit_overrun;
1360 __le32 sent_ack_cnt;
1361 __le32 sent_cts_cnt;
1362 __le32 sent_ba_rsp_cnt;
1363 __le32 dsp_self_kill;
1364 __le32 mh_format_err;
1365 __le32 re_acq_main_rssi_sum;
1366 __le32 reserved;
1367} __packed; /* STATISTICS_RX_PHY_API_S_VER_2 */
1368
1369struct mvm_statistics_rx_ht_phy {
1370 __le32 plcp_err;
1371 __le32 overrun_err;
1372 __le32 early_overrun_err;
1373 __le32 crc32_good;
1374 __le32 crc32_err;
1375 __le32 mh_format_err;
1376 __le32 agg_crc32_good;
1377 __le32 agg_mpdu_cnt;
1378 __le32 agg_cnt;
1379 __le32 unsupport_mcs;
1380} __packed; /* STATISTICS_HT_RX_PHY_API_S_VER_1 */
1381
1382#define MAX_CHAINS 3
1383
1384struct mvm_statistics_tx_non_phy_agg {
1385 __le32 ba_timeout;
1386 __le32 ba_reschedule_frames;
1387 __le32 scd_query_agg_frame_cnt;
1388 __le32 scd_query_no_agg;
1389 __le32 scd_query_agg;
1390 __le32 scd_query_mismatch;
1391 __le32 frame_not_ready;
1392 __le32 underrun;
1393 __le32 bt_prio_kill;
1394 __le32 rx_ba_rsp_cnt;
1395 __s8 txpower[MAX_CHAINS];
1396 __s8 reserved;
1397 __le32 reserved2;
1398} __packed; /* STATISTICS_TX_NON_PHY_AGG_API_S_VER_1 */
1399
1400struct mvm_statistics_tx_channel_width {
1401 __le32 ext_cca_narrow_ch20[1];
1402 __le32 ext_cca_narrow_ch40[2];
1403 __le32 ext_cca_narrow_ch80[3];
1404 __le32 ext_cca_narrow_ch160[4];
1405 __le32 last_tx_ch_width_indx;
1406 __le32 rx_detected_per_ch_width[4];
1407 __le32 success_per_ch_width[4];
1408 __le32 fail_per_ch_width[4];
1409}; /* STATISTICS_TX_CHANNEL_WIDTH_API_S_VER_1 */
1410
1411struct mvm_statistics_tx {
1412 __le32 preamble_cnt;
1413 __le32 rx_detected_cnt;
1414 __le32 bt_prio_defer_cnt;
1415 __le32 bt_prio_kill_cnt;
1416 __le32 few_bytes_cnt;
1417 __le32 cts_timeout;
1418 __le32 ack_timeout;
1419 __le32 expected_ack_cnt;
1420 __le32 actual_ack_cnt;
1421 __le32 dump_msdu_cnt;
1422 __le32 burst_abort_next_frame_mismatch_cnt;
1423 __le32 burst_abort_missing_next_frame_cnt;
1424 __le32 cts_timeout_collision;
1425 __le32 ack_or_ba_timeout_collision;
1426 struct mvm_statistics_tx_non_phy_agg agg;
1427 struct mvm_statistics_tx_channel_width channel_width;
1428} __packed; /* STATISTICS_TX_API_S_VER_4 */
1429
1430
1431struct mvm_statistics_bt_activity {
1432 __le32 hi_priority_tx_req_cnt;
1433 __le32 hi_priority_tx_denied_cnt;
1434 __le32 lo_priority_tx_req_cnt;
1435 __le32 lo_priority_tx_denied_cnt;
1436 __le32 hi_priority_rx_req_cnt;
1437 __le32 hi_priority_rx_denied_cnt;
1438 __le32 lo_priority_rx_req_cnt;
1439 __le32 lo_priority_rx_denied_cnt;
1440} __packed; /* STATISTICS_BT_ACTIVITY_API_S_VER_1 */
1441
1442struct mvm_statistics_general {
1443 struct mvm_statistics_general_common common;
1444 __le32 beacon_filtered;
1445 __le32 missed_beacons;
Andrei Otcheretianskia20fd392013-07-21 17:23:59 +03001446 __s8 beacon_filter_average_energy;
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001447 __s8 beacon_filter_reason;
1448 __s8 beacon_filter_current_energy;
1449 __s8 beacon_filter_reserved;
1450 __le32 beacon_filter_delta_time;
1451 struct mvm_statistics_bt_activity bt_activity;
1452} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1453
1454struct mvm_statistics_rx {
1455 struct mvm_statistics_rx_phy ofdm;
1456 struct mvm_statistics_rx_phy cck;
1457 struct mvm_statistics_rx_non_phy general;
1458 struct mvm_statistics_rx_ht_phy ofdm_ht;
1459} __packed; /* STATISTICS_RX_API_S_VER_3 */
1460
1461/*
1462 * STATISTICS_NOTIFICATION = 0x9d (notification only, not a command)
1463 *
1464 * By default, uCode issues this notification after receiving a beacon
1465 * while associated. To disable this behavior, set DISABLE_NOTIF flag in the
1466 * REPLY_STATISTICS_CMD 0x9c, above.
1467 *
1468 * Statistics counters continue to increment beacon after beacon, but are
1469 * cleared when changing channels or when driver issues REPLY_STATISTICS_CMD
1470 * 0x9c with CLEAR_STATS bit set (see above).
1471 *
1472 * uCode also issues this notification during scans. uCode clears statistics
1473 * appropriately so that each notification contains statistics for only the
1474 * one channel that has just been scanned.
1475 */
1476
1477struct iwl_notif_statistics { /* STATISTICS_NTFY_API_S_VER_8 */
1478 __le32 flag;
1479 struct mvm_statistics_rx rx;
1480 struct mvm_statistics_tx tx;
1481 struct mvm_statistics_general general;
1482} __packed;
1483
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +02001484/***********************************
1485 * Smart Fifo API
1486 ***********************************/
1487/* Smart Fifo state */
1488enum iwl_sf_state {
1489 SF_LONG_DELAY_ON = 0, /* should never be called by driver */
1490 SF_FULL_ON,
1491 SF_UNINIT,
1492 SF_INIT_OFF,
1493 SF_HW_NUM_STATES
1494};
1495
1496/* Smart Fifo possible scenario */
1497enum iwl_sf_scenario {
1498 SF_SCENARIO_SINGLE_UNICAST,
1499 SF_SCENARIO_AGG_UNICAST,
1500 SF_SCENARIO_MULTICAST,
1501 SF_SCENARIO_BA_RESP,
1502 SF_SCENARIO_TX_RESP,
1503 SF_NUM_SCENARIO
1504};
1505
1506#define SF_TRANSIENT_STATES_NUMBER 2 /* SF_LONG_DELAY_ON and SF_FULL_ON */
1507#define SF_NUM_TIMEOUT_TYPES 2 /* Aging timer and Idle timer */
1508
1509/* smart FIFO default values */
1510#define SF_W_MARK_SISO 4096
1511#define SF_W_MARK_MIMO2 8192
1512#define SF_W_MARK_MIMO3 6144
1513#define SF_W_MARK_LEGACY 4096
1514#define SF_W_MARK_SCAN 4096
1515
1516/* SF Scenarios timers for FULL_ON state (aligned to 32 uSec) */
1517#define SF_SINGLE_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1518#define SF_SINGLE_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1519#define SF_AGG_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1520#define SF_AGG_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1521#define SF_MCAST_IDLE_TIMER 2016 /* 2 mSec */
1522#define SF_MCAST_AGING_TIMER 10016 /* 10 mSec */
1523#define SF_BA_IDLE_TIMER 320 /* 300 uSec */
1524#define SF_BA_AGING_TIMER 2016 /* 2 mSec */
1525#define SF_TX_RE_IDLE_TIMER 320 /* 300 uSec */
1526#define SF_TX_RE_AGING_TIMER 2016 /* 2 mSec */
1527
1528#define SF_LONG_DELAY_AGING_TIMER 1000000 /* 1 Sec */
1529
1530/**
1531 * Smart Fifo configuration command.
1532 * @state: smart fifo state, types listed in iwl_sf_sate.
1533 * @watermark: Minimum allowed availabe free space in RXF for transient state.
1534 * @long_delay_timeouts: aging and idle timer values for each scenario
1535 * in long delay state.
1536 * @full_on_timeouts: timer values for each scenario in full on state.
1537 */
1538struct iwl_sf_cfg_cmd {
1539 enum iwl_sf_state state;
1540 __le32 watermark[SF_TRANSIENT_STATES_NUMBER];
1541 __le32 long_delay_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1542 __le32 full_on_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1543} __packed; /* SF_CFG_API_S_VER_2 */
1544
Johannes Berg8ca151b2013-01-24 14:25:36 +01001545#endif /* __fw_api_h__ */