blob: 81bbfdc205919d8605d0de142a2e4e4549ee3d8d [file] [log] [blame]
Matt Porterc2dde5f2012-08-22 21:09:34 -04001/*
2 * TI EDMA DMA engine driver
3 *
4 * Copyright 2012 Texas Instruments
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation version 2.
9 *
10 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
11 * kind, whether express or implied; without even the implied warranty
12 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15
16#include <linux/dmaengine.h>
17#include <linux/dma-mapping.h>
Lad, Prabhakarb7a4fd52015-02-04 13:03:27 +000018#include <linux/edma.h>
Matt Porterc2dde5f2012-08-22 21:09:34 -040019#include <linux/err.h>
20#include <linux/init.h>
21#include <linux/interrupt.h>
22#include <linux/list.h>
23#include <linux/module.h>
24#include <linux/platform_device.h>
25#include <linux/slab.h>
26#include <linux/spinlock.h>
Peter Ujfalusied646102014-07-31 13:12:38 +030027#include <linux/of.h>
Peter Ujfalusidc9b60552015-10-14 14:42:47 +030028#include <linux/of_dma.h>
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +030029#include <linux/of_irq.h>
30#include <linux/of_address.h>
31#include <linux/of_device.h>
32#include <linux/pm_runtime.h>
Matt Porterc2dde5f2012-08-22 21:09:34 -040033
Matt Porter3ad7a422013-03-06 11:15:31 -050034#include <linux/platform_data/edma.h>
Matt Porterc2dde5f2012-08-22 21:09:34 -040035
36#include "dmaengine.h"
37#include "virt-dma.h"
38
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +030039/* Offsets matching "struct edmacc_param" */
40#define PARM_OPT 0x00
41#define PARM_SRC 0x04
42#define PARM_A_B_CNT 0x08
43#define PARM_DST 0x0c
44#define PARM_SRC_DST_BIDX 0x10
45#define PARM_LINK_BCNTRLD 0x14
46#define PARM_SRC_DST_CIDX 0x18
47#define PARM_CCNT 0x1c
48
49#define PARM_SIZE 0x20
50
51/* Offsets for EDMA CC global channel registers and their shadows */
52#define SH_ER 0x00 /* 64 bits */
53#define SH_ECR 0x08 /* 64 bits */
54#define SH_ESR 0x10 /* 64 bits */
55#define SH_CER 0x18 /* 64 bits */
56#define SH_EER 0x20 /* 64 bits */
57#define SH_EECR 0x28 /* 64 bits */
58#define SH_EESR 0x30 /* 64 bits */
59#define SH_SER 0x38 /* 64 bits */
60#define SH_SECR 0x40 /* 64 bits */
61#define SH_IER 0x50 /* 64 bits */
62#define SH_IECR 0x58 /* 64 bits */
63#define SH_IESR 0x60 /* 64 bits */
64#define SH_IPR 0x68 /* 64 bits */
65#define SH_ICR 0x70 /* 64 bits */
66#define SH_IEVAL 0x78
67#define SH_QER 0x80
68#define SH_QEER 0x84
69#define SH_QEECR 0x88
70#define SH_QEESR 0x8c
71#define SH_QSER 0x90
72#define SH_QSECR 0x94
73#define SH_SIZE 0x200
74
75/* Offsets for EDMA CC global registers */
76#define EDMA_REV 0x0000
77#define EDMA_CCCFG 0x0004
78#define EDMA_QCHMAP 0x0200 /* 8 registers */
79#define EDMA_DMAQNUM 0x0240 /* 8 registers (4 on OMAP-L1xx) */
80#define EDMA_QDMAQNUM 0x0260
81#define EDMA_QUETCMAP 0x0280
82#define EDMA_QUEPRI 0x0284
83#define EDMA_EMR 0x0300 /* 64 bits */
84#define EDMA_EMCR 0x0308 /* 64 bits */
85#define EDMA_QEMR 0x0310
86#define EDMA_QEMCR 0x0314
87#define EDMA_CCERR 0x0318
88#define EDMA_CCERRCLR 0x031c
89#define EDMA_EEVAL 0x0320
90#define EDMA_DRAE 0x0340 /* 4 x 64 bits*/
91#define EDMA_QRAE 0x0380 /* 4 registers */
92#define EDMA_QUEEVTENTRY 0x0400 /* 2 x 16 registers */
93#define EDMA_QSTAT 0x0600 /* 2 registers */
94#define EDMA_QWMTHRA 0x0620
95#define EDMA_QWMTHRB 0x0624
96#define EDMA_CCSTAT 0x0640
97
98#define EDMA_M 0x1000 /* global channel registers */
99#define EDMA_ECR 0x1008
100#define EDMA_ECRH 0x100C
101#define EDMA_SHADOW0 0x2000 /* 4 shadow regions */
102#define EDMA_PARM 0x4000 /* PaRAM entries */
103
104#define PARM_OFFSET(param_no) (EDMA_PARM + ((param_no) << 5))
105
106#define EDMA_DCHMAP 0x0100 /* 64 registers */
107
108/* CCCFG register */
109#define GET_NUM_DMACH(x) (x & 0x7) /* bits 0-2 */
Dan Carpenterf5ea7ad2015-11-04 16:38:31 +0300110#define GET_NUM_QDMACH(x) ((x & 0x70) >> 4) /* bits 4-6 */
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300111#define GET_NUM_PAENTRY(x) ((x & 0x7000) >> 12) /* bits 12-14 */
112#define GET_NUM_EVQUE(x) ((x & 0x70000) >> 16) /* bits 16-18 */
113#define GET_NUM_REGN(x) ((x & 0x300000) >> 20) /* bits 20-21 */
114#define CHMAP_EXIST BIT(24)
115
Matt Porterc2dde5f2012-08-22 21:09:34 -0400116/*
Joel Fernandes2abd5f12013-09-23 18:05:15 -0500117 * Max of 20 segments per channel to conserve PaRAM slots
118 * Also note that MAX_NR_SG should be atleast the no.of periods
119 * that are required for ASoC, otherwise DMA prep calls will
120 * fail. Today davinci-pcm is the only user of this driver and
121 * requires atleast 17 slots, so we setup the default to 20.
122 */
123#define MAX_NR_SG 20
Matt Porterc2dde5f2012-08-22 21:09:34 -0400124#define EDMA_MAX_SLOTS MAX_NR_SG
125#define EDMA_DESCRIPTORS 16
126
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300127#define EDMA_CHANNEL_ANY -1 /* for edma_alloc_channel() */
128#define EDMA_SLOT_ANY -1 /* for edma_alloc_slot() */
129#define EDMA_CONT_PARAMS_ANY 1001
130#define EDMA_CONT_PARAMS_FIXED_EXACT 1002
131#define EDMA_CONT_PARAMS_FIXED_NOT_EXACT 1003
132
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300133/* PaRAM slots are laid out like this */
134struct edmacc_param {
135 u32 opt;
136 u32 src;
137 u32 a_b_cnt;
138 u32 dst;
139 u32 src_dst_bidx;
140 u32 link_bcntrld;
141 u32 src_dst_cidx;
142 u32 ccnt;
143} __packed;
144
145/* fields in edmacc_param.opt */
146#define SAM BIT(0)
147#define DAM BIT(1)
148#define SYNCDIM BIT(2)
149#define STATIC BIT(3)
150#define EDMA_FWID (0x07 << 8)
151#define TCCMODE BIT(11)
152#define EDMA_TCC(t) ((t) << 12)
153#define TCINTEN BIT(20)
154#define ITCINTEN BIT(21)
155#define TCCHEN BIT(22)
156#define ITCCHEN BIT(23)
157
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -0500158struct edma_pset {
Thomas Gleixnerc2da2342014-04-28 14:29:57 -0500159 u32 len;
160 dma_addr_t addr;
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -0500161 struct edmacc_param param;
162};
163
Matt Porterc2dde5f2012-08-22 21:09:34 -0400164struct edma_desc {
165 struct virt_dma_desc vdesc;
166 struct list_head node;
Thomas Gleixnerc2da2342014-04-28 14:29:57 -0500167 enum dma_transfer_direction direction;
Joel Fernandes50a9c702013-10-31 16:31:23 -0500168 int cyclic;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400169 int absync;
170 int pset_nr;
Thomas Gleixner740b41f2014-04-28 14:34:11 -0500171 struct edma_chan *echan;
Joel Fernandes04361d82014-04-28 15:19:31 -0500172 int processed;
173
174 /*
175 * The following 4 elements are used for residue accounting.
176 *
177 * - processed_stat: the number of SG elements we have traversed
178 * so far to cover accounting. This is updated directly to processed
179 * during edma_callback and is always <= processed, because processed
180 * refers to the number of pending transfer (programmed to EDMA
181 * controller), where as processed_stat tracks number of transfers
182 * accounted for so far.
183 *
184 * - residue: The amount of bytes we have left to transfer for this desc
185 *
186 * - residue_stat: The residue in bytes of data we have covered
187 * so far for accounting. This is updated directly to residue
188 * during callbacks to keep it current.
189 *
190 * - sg_len: Tracks the length of the current intermediate transfer,
191 * this is required to update the residue during intermediate transfer
192 * completion callback.
193 */
194 int processed_stat;
195 u32 sg_len;
196 u32 residue;
197 u32 residue_stat;
198
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -0500199 struct edma_pset pset[0];
Matt Porterc2dde5f2012-08-22 21:09:34 -0400200};
201
202struct edma_cc;
203
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300204struct edma_tc {
205 struct device_node *node;
206 u16 id;
207};
208
Matt Porterc2dde5f2012-08-22 21:09:34 -0400209struct edma_chan {
210 struct virt_dma_chan vchan;
211 struct list_head node;
212 struct edma_desc *edesc;
213 struct edma_cc *ecc;
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300214 struct edma_tc *tc;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400215 int ch_num;
216 bool alloced;
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300217 bool hw_triggered;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400218 int slot[EDMA_MAX_SLOTS];
Joel Fernandesc5f47992013-08-29 18:05:43 -0500219 int missed;
Matt Porter661f7cb2013-01-10 13:41:04 -0500220 struct dma_slave_config cfg;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400221};
222
223struct edma_cc {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300224 struct device *dev;
225 struct edma_soc_info *info;
226 void __iomem *base;
227 int id;
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300228 bool legacy_mode;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300229
230 /* eDMA3 resource information */
231 unsigned num_channels;
Peter Ujfalusi633e42b2015-10-16 10:18:04 +0300232 unsigned num_qchannels;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300233 unsigned num_region;
234 unsigned num_slots;
235 unsigned num_tc;
Peter Ujfalusi4ab54f62015-10-14 14:43:04 +0300236 bool chmap_exist;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300237 enum dma_event_q default_queue;
238
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300239 /*
240 * The slot_inuse bit for each PaRAM slot is clear unless the slot is
241 * in use by Linux or if it is allocated to be used by DSP.
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300242 */
Peter Ujfalusi7a73b132015-10-14 14:43:05 +0300243 unsigned long *slot_inuse;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300244
Matt Porterc2dde5f2012-08-22 21:09:34 -0400245 struct dma_device dma_slave;
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300246 struct dma_device *dma_memcpy;
Peter Ujfalusicb782052015-10-14 14:42:54 +0300247 struct edma_chan *slave_chans;
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300248 struct edma_tc *tc_list;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400249 int dummy_slot;
250};
251
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300252/* dummy param set used to (re)initialize parameter RAM slots */
253static const struct edmacc_param dummy_paramset = {
254 .link_bcntrld = 0xffff,
255 .ccnt = 1,
256};
257
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300258#define EDMA_BINDING_LEGACY 0
259#define EDMA_BINDING_TPCC 1
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300260static const struct of_device_id edma_of_ids[] = {
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300261 {
262 .compatible = "ti,edma3",
263 .data = (void *)EDMA_BINDING_LEGACY,
264 },
265 {
266 .compatible = "ti,edma3-tpcc",
267 .data = (void *)EDMA_BINDING_TPCC,
268 },
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300269 {}
270};
271
Peter Ujfalusi34635b1a2015-11-02 15:21:40 +0200272static const struct of_device_id edma_tptc_of_ids[] = {
273 { .compatible = "ti,edma3-tptc", },
274 {}
275};
276
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300277static inline unsigned int edma_read(struct edma_cc *ecc, int offset)
278{
279 return (unsigned int)__raw_readl(ecc->base + offset);
280}
281
282static inline void edma_write(struct edma_cc *ecc, int offset, int val)
283{
284 __raw_writel(val, ecc->base + offset);
285}
286
287static inline void edma_modify(struct edma_cc *ecc, int offset, unsigned and,
288 unsigned or)
289{
290 unsigned val = edma_read(ecc, offset);
291
292 val &= and;
293 val |= or;
294 edma_write(ecc, offset, val);
295}
296
297static inline void edma_and(struct edma_cc *ecc, int offset, unsigned and)
298{
299 unsigned val = edma_read(ecc, offset);
300
301 val &= and;
302 edma_write(ecc, offset, val);
303}
304
305static inline void edma_or(struct edma_cc *ecc, int offset, unsigned or)
306{
307 unsigned val = edma_read(ecc, offset);
308
309 val |= or;
310 edma_write(ecc, offset, val);
311}
312
313static inline unsigned int edma_read_array(struct edma_cc *ecc, int offset,
314 int i)
315{
316 return edma_read(ecc, offset + (i << 2));
317}
318
319static inline void edma_write_array(struct edma_cc *ecc, int offset, int i,
320 unsigned val)
321{
322 edma_write(ecc, offset + (i << 2), val);
323}
324
325static inline void edma_modify_array(struct edma_cc *ecc, int offset, int i,
326 unsigned and, unsigned or)
327{
328 edma_modify(ecc, offset + (i << 2), and, or);
329}
330
331static inline void edma_or_array(struct edma_cc *ecc, int offset, int i,
332 unsigned or)
333{
334 edma_or(ecc, offset + (i << 2), or);
335}
336
337static inline void edma_or_array2(struct edma_cc *ecc, int offset, int i, int j,
338 unsigned or)
339{
340 edma_or(ecc, offset + ((i * 2 + j) << 2), or);
341}
342
343static inline void edma_write_array2(struct edma_cc *ecc, int offset, int i,
344 int j, unsigned val)
345{
346 edma_write(ecc, offset + ((i * 2 + j) << 2), val);
347}
348
349static inline unsigned int edma_shadow0_read(struct edma_cc *ecc, int offset)
350{
351 return edma_read(ecc, EDMA_SHADOW0 + offset);
352}
353
354static inline unsigned int edma_shadow0_read_array(struct edma_cc *ecc,
355 int offset, int i)
356{
357 return edma_read(ecc, EDMA_SHADOW0 + offset + (i << 2));
358}
359
360static inline void edma_shadow0_write(struct edma_cc *ecc, int offset,
361 unsigned val)
362{
363 edma_write(ecc, EDMA_SHADOW0 + offset, val);
364}
365
366static inline void edma_shadow0_write_array(struct edma_cc *ecc, int offset,
367 int i, unsigned val)
368{
369 edma_write(ecc, EDMA_SHADOW0 + offset + (i << 2), val);
370}
371
Peter Ujfalusid9c345d2015-10-16 10:18:02 +0300372static inline unsigned int edma_param_read(struct edma_cc *ecc, int offset,
373 int param_no)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300374{
375 return edma_read(ecc, EDMA_PARM + offset + (param_no << 5));
376}
377
Peter Ujfalusid9c345d2015-10-16 10:18:02 +0300378static inline void edma_param_write(struct edma_cc *ecc, int offset,
379 int param_no, unsigned val)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300380{
381 edma_write(ecc, EDMA_PARM + offset + (param_no << 5), val);
382}
383
Peter Ujfalusid9c345d2015-10-16 10:18:02 +0300384static inline void edma_param_modify(struct edma_cc *ecc, int offset,
385 int param_no, unsigned and, unsigned or)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300386{
387 edma_modify(ecc, EDMA_PARM + offset + (param_no << 5), and, or);
388}
389
Peter Ujfalusid9c345d2015-10-16 10:18:02 +0300390static inline void edma_param_and(struct edma_cc *ecc, int offset, int param_no,
391 unsigned and)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300392{
393 edma_and(ecc, EDMA_PARM + offset + (param_no << 5), and);
394}
395
Peter Ujfalusid9c345d2015-10-16 10:18:02 +0300396static inline void edma_param_or(struct edma_cc *ecc, int offset, int param_no,
397 unsigned or)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300398{
399 edma_or(ecc, EDMA_PARM + offset + (param_no << 5), or);
400}
401
402static inline void set_bits(int offset, int len, unsigned long *p)
403{
404 for (; len > 0; len--)
405 set_bit(offset + (len - 1), p);
406}
407
408static inline void clear_bits(int offset, int len, unsigned long *p)
409{
410 for (; len > 0; len--)
411 clear_bit(offset + (len - 1), p);
412}
413
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300414static void edma_assign_priority_to_queue(struct edma_cc *ecc, int queue_no,
415 int priority)
416{
417 int bit = queue_no * 4;
418
419 edma_modify(ecc, EDMA_QUEPRI, ~(0x7 << bit), ((priority & 0x7) << bit));
420}
421
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300422static void edma_set_chmap(struct edma_chan *echan, int slot)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300423{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300424 struct edma_cc *ecc = echan->ecc;
425 int channel = EDMA_CHAN_SLOT(echan->ch_num);
426
Peter Ujfalusie4e886c2015-10-14 14:43:06 +0300427 if (ecc->chmap_exist) {
Peter Ujfalusie4e886c2015-10-14 14:43:06 +0300428 slot = EDMA_CHAN_SLOT(slot);
429 edma_write_array(ecc, EDMA_DCHMAP, channel, (slot << 5));
430 }
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300431}
432
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300433static void edma_setup_interrupt(struct edma_chan *echan, bool enable)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300434{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300435 struct edma_cc *ecc = echan->ecc;
436 int channel = EDMA_CHAN_SLOT(echan->ch_num);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300437
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +0300438 if (enable) {
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300439 edma_shadow0_write_array(ecc, SH_ICR, channel >> 5,
440 BIT(channel & 0x1f));
441 edma_shadow0_write_array(ecc, SH_IESR, channel >> 5,
442 BIT(channel & 0x1f));
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +0300443 } else {
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300444 edma_shadow0_write_array(ecc, SH_IECR, channel >> 5,
445 BIT(channel & 0x1f));
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300446 }
447}
448
449/*
Peter Ujfalusi11c15732015-10-14 14:43:00 +0300450 * paRAM slot management functions
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300451 */
452static void edma_write_slot(struct edma_cc *ecc, unsigned slot,
453 const struct edmacc_param *param)
454{
455 slot = EDMA_CHAN_SLOT(slot);
456 if (slot >= ecc->num_slots)
457 return;
458 memcpy_toio(ecc->base + PARM_OFFSET(slot), param, PARM_SIZE);
459}
460
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300461static void edma_read_slot(struct edma_cc *ecc, unsigned slot,
462 struct edmacc_param *param)
463{
464 slot = EDMA_CHAN_SLOT(slot);
465 if (slot >= ecc->num_slots)
466 return;
467 memcpy_fromio(param, ecc->base + PARM_OFFSET(slot), PARM_SIZE);
468}
469
470/**
471 * edma_alloc_slot - allocate DMA parameter RAM
472 * @ecc: pointer to edma_cc struct
473 * @slot: specific slot to allocate; negative for "any unused slot"
474 *
475 * This allocates a parameter RAM slot, initializing it to hold a
476 * dummy transfer. Slots allocated using this routine have not been
477 * mapped to a hardware DMA channel, and will normally be used by
478 * linking to them from a slot associated with a DMA channel.
479 *
480 * Normal use is to pass EDMA_SLOT_ANY as the @slot, but specific
481 * slots may be allocated on behalf of DSP firmware.
482 *
483 * Returns the number of the slot, else negative errno.
484 */
485static int edma_alloc_slot(struct edma_cc *ecc, int slot)
486{
Peter Ujfalusid20313b2016-01-11 10:38:01 +0200487 if (slot >= 0) {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300488 slot = EDMA_CHAN_SLOT(slot);
Peter Ujfalusie4e886c2015-10-14 14:43:06 +0300489 /* Requesting entry paRAM slot for a HW triggered channel. */
490 if (ecc->chmap_exist && slot < ecc->num_channels)
491 slot = EDMA_SLOT_ANY;
492 }
493
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300494 if (slot < 0) {
Peter Ujfalusie4e886c2015-10-14 14:43:06 +0300495 if (ecc->chmap_exist)
496 slot = 0;
497 else
498 slot = ecc->num_channels;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300499 for (;;) {
Peter Ujfalusi7a73b132015-10-14 14:43:05 +0300500 slot = find_next_zero_bit(ecc->slot_inuse,
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300501 ecc->num_slots,
502 slot);
503 if (slot == ecc->num_slots)
504 return -ENOMEM;
Peter Ujfalusi7a73b132015-10-14 14:43:05 +0300505 if (!test_and_set_bit(slot, ecc->slot_inuse))
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300506 break;
507 }
Peter Ujfalusie4e886c2015-10-14 14:43:06 +0300508 } else if (slot >= ecc->num_slots) {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300509 return -EINVAL;
Peter Ujfalusi7a73b132015-10-14 14:43:05 +0300510 } else if (test_and_set_bit(slot, ecc->slot_inuse)) {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300511 return -EBUSY;
512 }
513
514 edma_write_slot(ecc, slot, &dummy_paramset);
515
516 return EDMA_CTLR_CHAN(ecc->id, slot);
517}
518
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300519static void edma_free_slot(struct edma_cc *ecc, unsigned slot)
520{
521 slot = EDMA_CHAN_SLOT(slot);
Peter Ujfalusie4e886c2015-10-14 14:43:06 +0300522 if (slot >= ecc->num_slots)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300523 return;
524
525 edma_write_slot(ecc, slot, &dummy_paramset);
Peter Ujfalusi7a73b132015-10-14 14:43:05 +0300526 clear_bit(slot, ecc->slot_inuse);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300527}
528
529/**
530 * edma_link - link one parameter RAM slot to another
531 * @ecc: pointer to edma_cc struct
532 * @from: parameter RAM slot originating the link
533 * @to: parameter RAM slot which is the link target
534 *
535 * The originating slot should not be part of any active DMA transfer.
536 */
537static void edma_link(struct edma_cc *ecc, unsigned from, unsigned to)
538{
Peter Ujfalusifc014092015-10-14 14:42:59 +0300539 if (unlikely(EDMA_CTLR(from) != EDMA_CTLR(to)))
540 dev_warn(ecc->dev, "Ignoring eDMA instance for linking\n");
541
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300542 from = EDMA_CHAN_SLOT(from);
543 to = EDMA_CHAN_SLOT(to);
544 if (from >= ecc->num_slots || to >= ecc->num_slots)
545 return;
546
Peter Ujfalusid9c345d2015-10-16 10:18:02 +0300547 edma_param_modify(ecc, PARM_LINK_BCNTRLD, from, 0xffff0000,
548 PARM_OFFSET(to));
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300549}
550
551/**
552 * edma_get_position - returns the current transfer point
553 * @ecc: pointer to edma_cc struct
554 * @slot: parameter RAM slot being examined
555 * @dst: true selects the dest position, false the source
556 *
557 * Returns the position of the current active slot
558 */
559static dma_addr_t edma_get_position(struct edma_cc *ecc, unsigned slot,
560 bool dst)
561{
562 u32 offs;
563
564 slot = EDMA_CHAN_SLOT(slot);
565 offs = PARM_OFFSET(slot);
566 offs += dst ? PARM_DST : PARM_SRC;
567
568 return edma_read(ecc, offs);
569}
570
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300571/*
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300572 * Channels with event associations will be triggered by their hardware
573 * events, and channels without such associations will be triggered by
574 * software. (At this writing there is no interface for using software
575 * triggers except with channels that don't support hardware triggers.)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300576 */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300577static void edma_start(struct edma_chan *echan)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300578{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300579 struct edma_cc *ecc = echan->ecc;
580 int channel = EDMA_CHAN_SLOT(echan->ch_num);
581 int j = (channel >> 5);
582 unsigned int mask = BIT(channel & 0x1f);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300583
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300584 if (!echan->hw_triggered) {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300585 /* EDMA channels without event association */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300586 dev_dbg(ecc->dev, "ESR%d %08x\n", j,
587 edma_shadow0_read_array(ecc, SH_ESR, j));
588 edma_shadow0_write_array(ecc, SH_ESR, j, mask);
589 } else {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300590 /* EDMA channel with event association */
Peter Ujfalusi3287fb42015-10-14 14:42:57 +0300591 dev_dbg(ecc->dev, "ER%d %08x\n", j,
592 edma_shadow0_read_array(ecc, SH_ER, j));
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300593 /* Clear any pending event or error */
594 edma_write_array(ecc, EDMA_ECR, j, mask);
595 edma_write_array(ecc, EDMA_EMCR, j, mask);
596 /* Clear any SER */
597 edma_shadow0_write_array(ecc, SH_SECR, j, mask);
598 edma_shadow0_write_array(ecc, SH_EESR, j, mask);
Peter Ujfalusi3287fb42015-10-14 14:42:57 +0300599 dev_dbg(ecc->dev, "EER%d %08x\n", j,
600 edma_shadow0_read_array(ecc, SH_EER, j));
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300601 }
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300602}
603
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300604static void edma_stop(struct edma_chan *echan)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300605{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300606 struct edma_cc *ecc = echan->ecc;
607 int channel = EDMA_CHAN_SLOT(echan->ch_num);
608 int j = (channel >> 5);
609 unsigned int mask = BIT(channel & 0x1f);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300610
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300611 edma_shadow0_write_array(ecc, SH_EECR, j, mask);
612 edma_shadow0_write_array(ecc, SH_ECR, j, mask);
613 edma_shadow0_write_array(ecc, SH_SECR, j, mask);
614 edma_write_array(ecc, EDMA_EMCR, j, mask);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300615
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300616 /* clear possibly pending completion interrupt */
617 edma_shadow0_write_array(ecc, SH_ICR, j, mask);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300618
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300619 dev_dbg(ecc->dev, "EER%d %08x\n", j,
620 edma_shadow0_read_array(ecc, SH_EER, j));
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300621
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300622 /* REVISIT: consider guarding against inappropriate event
623 * chaining by overwriting with dummy_paramset.
624 */
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300625}
626
Peter Ujfalusi11c15732015-10-14 14:43:00 +0300627/*
628 * Temporarily disable EDMA hardware events on the specified channel,
629 * preventing them from triggering new transfers
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300630 */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300631static void edma_pause(struct edma_chan *echan)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300632{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300633 int channel = EDMA_CHAN_SLOT(echan->ch_num);
634 unsigned int mask = BIT(channel & 0x1f);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300635
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300636 edma_shadow0_write_array(echan->ecc, SH_EECR, channel >> 5, mask);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300637}
638
Peter Ujfalusi11c15732015-10-14 14:43:00 +0300639/* Re-enable EDMA hardware events on the specified channel. */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300640static void edma_resume(struct edma_chan *echan)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300641{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300642 int channel = EDMA_CHAN_SLOT(echan->ch_num);
643 unsigned int mask = BIT(channel & 0x1f);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300644
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300645 edma_shadow0_write_array(echan->ecc, SH_EESR, channel >> 5, mask);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300646}
647
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300648static void edma_trigger_channel(struct edma_chan *echan)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300649{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300650 struct edma_cc *ecc = echan->ecc;
651 int channel = EDMA_CHAN_SLOT(echan->ch_num);
652 unsigned int mask = BIT(channel & 0x1f);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300653
654 edma_shadow0_write_array(ecc, SH_ESR, (channel >> 5), mask);
655
Peter Ujfalusi3287fb42015-10-14 14:42:57 +0300656 dev_dbg(ecc->dev, "ESR%d %08x\n", (channel >> 5),
657 edma_shadow0_read_array(ecc, SH_ESR, (channel >> 5)));
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300658}
659
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300660static void edma_clean_channel(struct edma_chan *echan)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300661{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300662 struct edma_cc *ecc = echan->ecc;
663 int channel = EDMA_CHAN_SLOT(echan->ch_num);
664 int j = (channel >> 5);
665 unsigned int mask = BIT(channel & 0x1f);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300666
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300667 dev_dbg(ecc->dev, "EMR%d %08x\n", j, edma_read_array(ecc, EDMA_EMR, j));
668 edma_shadow0_write_array(ecc, SH_ECR, j, mask);
669 /* Clear the corresponding EMR bits */
670 edma_write_array(ecc, EDMA_EMCR, j, mask);
671 /* Clear any SER */
672 edma_shadow0_write_array(ecc, SH_SECR, j, mask);
673 edma_write(ecc, EDMA_CCERRCLR, BIT(16) | BIT(1) | BIT(0));
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300674}
675
Peter Ujfalusif9425de2015-10-16 10:18:03 +0300676/* Move channel to a specific event queue */
677static void edma_assign_channel_eventq(struct edma_chan *echan,
678 enum dma_event_q eventq_no)
679{
680 struct edma_cc *ecc = echan->ecc;
681 int channel = EDMA_CHAN_SLOT(echan->ch_num);
682 int bit = (channel & 0x7) * 4;
683
684 /* default to low priority queue */
685 if (eventq_no == EVENTQ_DEFAULT)
686 eventq_no = ecc->default_queue;
687 if (eventq_no >= ecc->num_tc)
688 return;
689
690 eventq_no &= 7;
691 edma_modify_array(ecc, EDMA_DMAQNUM, (channel >> 3), ~(0x7 << bit),
692 eventq_no << bit);
693}
694
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300695static int edma_alloc_channel(struct edma_chan *echan,
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +0300696 enum dma_event_q eventq_no)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300697{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300698 struct edma_cc *ecc = echan->ecc;
699 int channel = EDMA_CHAN_SLOT(echan->ch_num);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300700
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300701 /* ensure access through shadow region 0 */
702 edma_or_array2(ecc, EDMA_DRAE, 0, channel >> 5, BIT(channel & 0x1f));
703
704 /* ensure no events are pending */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300705 edma_stop(echan);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300706
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300707 edma_setup_interrupt(echan, true);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300708
Peter Ujfalusif9425de2015-10-16 10:18:03 +0300709 edma_assign_channel_eventq(echan, eventq_no);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300710
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300711 return 0;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300712}
713
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300714static void edma_free_channel(struct edma_chan *echan)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300715{
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300716 /* ensure no events are pending */
717 edma_stop(echan);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300718 /* REVISIT should probably take out of shadow region 0 */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300719 edma_setup_interrupt(echan, false);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300720}
721
Matt Porterc2dde5f2012-08-22 21:09:34 -0400722static inline struct edma_cc *to_edma_cc(struct dma_device *d)
723{
724 return container_of(d, struct edma_cc, dma_slave);
725}
726
727static inline struct edma_chan *to_edma_chan(struct dma_chan *c)
728{
729 return container_of(c, struct edma_chan, vchan.chan);
730}
731
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300732static inline struct edma_desc *to_edma_desc(struct dma_async_tx_descriptor *tx)
Matt Porterc2dde5f2012-08-22 21:09:34 -0400733{
734 return container_of(tx, struct edma_desc, vdesc.tx);
735}
736
737static void edma_desc_free(struct virt_dma_desc *vdesc)
738{
739 kfree(container_of(vdesc, struct edma_desc, vdesc));
740}
741
742/* Dispatch a queued descriptor to the controller (caller holds lock) */
743static void edma_execute(struct edma_chan *echan)
744{
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300745 struct edma_cc *ecc = echan->ecc;
Joel Fernandes53407062013-09-03 10:02:46 -0500746 struct virt_dma_desc *vdesc;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400747 struct edma_desc *edesc;
Joel Fernandes53407062013-09-03 10:02:46 -0500748 struct device *dev = echan->vchan.chan.device->dev;
749 int i, j, left, nslots;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400750
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +0300751 if (!echan->edesc) {
752 /* Setup is needed for the first transfer */
Joel Fernandes53407062013-09-03 10:02:46 -0500753 vdesc = vchan_next_desc(&echan->vchan);
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +0300754 if (!vdesc)
Joel Fernandes53407062013-09-03 10:02:46 -0500755 return;
Joel Fernandes53407062013-09-03 10:02:46 -0500756 list_del(&vdesc->node);
757 echan->edesc = to_edma_desc(&vdesc->tx);
Matt Porterc2dde5f2012-08-22 21:09:34 -0400758 }
759
Joel Fernandes53407062013-09-03 10:02:46 -0500760 edesc = echan->edesc;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400761
Joel Fernandes53407062013-09-03 10:02:46 -0500762 /* Find out how many left */
763 left = edesc->pset_nr - edesc->processed;
764 nslots = min(MAX_NR_SG, left);
Thomas Gleixner740b41f2014-04-28 14:34:11 -0500765 edesc->sg_len = 0;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400766
767 /* Write descriptor PaRAM set(s) */
Joel Fernandes53407062013-09-03 10:02:46 -0500768 for (i = 0; i < nslots; i++) {
769 j = i + edesc->processed;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300770 edma_write_slot(ecc, echan->slot[i], &edesc->pset[j].param);
Thomas Gleixner740b41f2014-04-28 14:34:11 -0500771 edesc->sg_len += edesc->pset[j].len;
Peter Ujfalusi907f74a2015-10-14 14:42:56 +0300772 dev_vdbg(dev,
773 "\n pset[%d]:\n"
774 " chnum\t%d\n"
775 " slot\t%d\n"
776 " opt\t%08x\n"
777 " src\t%08x\n"
778 " dst\t%08x\n"
779 " abcnt\t%08x\n"
780 " ccnt\t%08x\n"
781 " bidx\t%08x\n"
782 " cidx\t%08x\n"
783 " lkrld\t%08x\n",
784 j, echan->ch_num, echan->slot[i],
785 edesc->pset[j].param.opt,
786 edesc->pset[j].param.src,
787 edesc->pset[j].param.dst,
788 edesc->pset[j].param.a_b_cnt,
789 edesc->pset[j].param.ccnt,
790 edesc->pset[j].param.src_dst_bidx,
791 edesc->pset[j].param.src_dst_cidx,
792 edesc->pset[j].param.link_bcntrld);
Matt Porterc2dde5f2012-08-22 21:09:34 -0400793 /* Link to the previous slot if not the last set */
Joel Fernandes53407062013-09-03 10:02:46 -0500794 if (i != (nslots - 1))
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300795 edma_link(ecc, echan->slot[i], echan->slot[i + 1]);
Matt Porterc2dde5f2012-08-22 21:09:34 -0400796 }
797
Joel Fernandes53407062013-09-03 10:02:46 -0500798 edesc->processed += nslots;
799
Joel Fernandesb267b3b2013-08-29 18:05:44 -0500800 /*
801 * If this is either the last set in a set of SG-list transactions
802 * then setup a link to the dummy slot, this results in all future
803 * events being absorbed and that's OK because we're done
804 */
Joel Fernandes50a9c702013-10-31 16:31:23 -0500805 if (edesc->processed == edesc->pset_nr) {
806 if (edesc->cyclic)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300807 edma_link(ecc, echan->slot[nslots - 1], echan->slot[1]);
Joel Fernandes50a9c702013-10-31 16:31:23 -0500808 else
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300809 edma_link(ecc, echan->slot[nslots - 1],
Joel Fernandes50a9c702013-10-31 16:31:23 -0500810 echan->ecc->dummy_slot);
811 }
Joel Fernandesb267b3b2013-08-29 18:05:44 -0500812
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +0300813 if (echan->missed) {
814 /*
815 * This happens due to setup times between intermediate
816 * transfers in long SG lists which have to be broken up into
817 * transfers of MAX_NR_SG
818 */
819 dev_dbg(dev, "missed event on channel %d\n", echan->ch_num);
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300820 edma_clean_channel(echan);
821 edma_stop(echan);
822 edma_start(echan);
823 edma_trigger_channel(echan);
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +0300824 echan->missed = 0;
825 } else if (edesc->processed <= MAX_NR_SG) {
Peter Ujfalusi9aac9092014-04-24 10:29:50 +0300826 dev_dbg(dev, "first transfer starting on channel %d\n",
827 echan->ch_num);
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300828 edma_start(echan);
Sekhar Nori5fc68a62014-03-19 11:25:50 +0530829 } else {
830 dev_dbg(dev, "chan: %d: completed %d elements, resuming\n",
831 echan->ch_num, edesc->processed);
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300832 edma_resume(echan);
Joel Fernandes53407062013-09-03 10:02:46 -0500833 }
Matt Porterc2dde5f2012-08-22 21:09:34 -0400834}
835
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100836static int edma_terminate_all(struct dma_chan *chan)
Matt Porterc2dde5f2012-08-22 21:09:34 -0400837{
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100838 struct edma_chan *echan = to_edma_chan(chan);
Matt Porterc2dde5f2012-08-22 21:09:34 -0400839 unsigned long flags;
840 LIST_HEAD(head);
841
842 spin_lock_irqsave(&echan->vchan.lock, flags);
843
844 /*
845 * Stop DMA activity: we assume the callback will not be called
846 * after edma_dma() returns (even if it does, it will see
847 * echan->edesc is NULL and exit.)
848 */
849 if (echan->edesc) {
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300850 edma_stop(echan);
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +0300851 /* Move the cyclic channel back to default queue */
Peter Ujfalusi1be53362015-10-16 10:18:10 +0300852 if (!echan->tc && echan->edesc->cyclic)
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300853 edma_assign_channel_eventq(echan, EVENTQ_DEFAULT);
Petr Kulhavy5ca9e7c2015-03-27 13:35:51 +0200854 /*
855 * free the running request descriptor
856 * since it is not in any of the vdesc lists
857 */
858 edma_desc_free(&echan->edesc->vdesc);
Matt Porterc2dde5f2012-08-22 21:09:34 -0400859 echan->edesc = NULL;
Matt Porterc2dde5f2012-08-22 21:09:34 -0400860 }
861
862 vchan_get_all_descriptors(&echan->vchan, &head);
863 spin_unlock_irqrestore(&echan->vchan.lock, flags);
864 vchan_dma_desc_free_list(&echan->vchan, &head);
865
866 return 0;
867}
868
Peter Ujfalusib84730f2016-02-11 11:08:42 +0200869static void edma_synchronize(struct dma_chan *chan)
870{
871 struct edma_chan *echan = to_edma_chan(chan);
872
873 vchan_synchronize(&echan->vchan);
874}
875
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100876static int edma_slave_config(struct dma_chan *chan,
Matt Porter661f7cb2013-01-10 13:41:04 -0500877 struct dma_slave_config *cfg)
Matt Porterc2dde5f2012-08-22 21:09:34 -0400878{
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100879 struct edma_chan *echan = to_edma_chan(chan);
880
Matt Porter661f7cb2013-01-10 13:41:04 -0500881 if (cfg->src_addr_width == DMA_SLAVE_BUSWIDTH_8_BYTES ||
882 cfg->dst_addr_width == DMA_SLAVE_BUSWIDTH_8_BYTES)
Matt Porterc2dde5f2012-08-22 21:09:34 -0400883 return -EINVAL;
884
Matt Porter661f7cb2013-01-10 13:41:04 -0500885 memcpy(&echan->cfg, cfg, sizeof(echan->cfg));
Matt Porterc2dde5f2012-08-22 21:09:34 -0400886
887 return 0;
888}
889
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100890static int edma_dma_pause(struct dma_chan *chan)
Peter Ujfalusi72c7b672014-04-14 14:41:59 +0300891{
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100892 struct edma_chan *echan = to_edma_chan(chan);
893
John Ogness02ec6042015-04-27 13:52:25 +0200894 if (!echan->edesc)
Peter Ujfalusi72c7b672014-04-14 14:41:59 +0300895 return -EINVAL;
896
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300897 edma_pause(echan);
Peter Ujfalusi72c7b672014-04-14 14:41:59 +0300898 return 0;
899}
900
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100901static int edma_dma_resume(struct dma_chan *chan)
Peter Ujfalusi72c7b672014-04-14 14:41:59 +0300902{
Maxime Ripardaa7c09b2014-11-17 14:42:13 +0100903 struct edma_chan *echan = to_edma_chan(chan);
904
Peter Ujfalusi34cf3012015-10-16 10:18:01 +0300905 edma_resume(echan);
Peter Ujfalusi72c7b672014-04-14 14:41:59 +0300906 return 0;
907}
908
Joel Fernandesfd009032013-09-23 18:05:13 -0500909/*
910 * A PaRAM set configuration abstraction used by other modes
911 * @chan: Channel who's PaRAM set we're configuring
912 * @pset: PaRAM set to initialize and setup.
913 * @src_addr: Source address of the DMA
914 * @dst_addr: Destination address of the DMA
915 * @burst: In units of dev_width, how much to send
916 * @dev_width: How much is the dev_width
917 * @dma_length: Total length of the DMA transfer
918 * @direction: Direction of the transfer
919 */
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -0500920static int edma_config_pset(struct dma_chan *chan, struct edma_pset *epset,
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300921 dma_addr_t src_addr, dma_addr_t dst_addr, u32 burst,
Peter Ujfalusidf6694f2015-10-16 10:18:00 +0300922 unsigned int acnt, unsigned int dma_length,
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +0300923 enum dma_transfer_direction direction)
Joel Fernandesfd009032013-09-23 18:05:13 -0500924{
925 struct edma_chan *echan = to_edma_chan(chan);
926 struct device *dev = chan->device->dev;
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -0500927 struct edmacc_param *param = &epset->param;
Peter Ujfalusidf6694f2015-10-16 10:18:00 +0300928 int bcnt, ccnt, cidx;
Joel Fernandesfd009032013-09-23 18:05:13 -0500929 int src_bidx, dst_bidx, src_cidx, dst_cidx;
930 int absync;
931
Peter Ujfalusib2b617d2014-04-14 14:41:58 +0300932 /* src/dst_maxburst == 0 is the same case as src/dst_maxburst == 1 */
933 if (!burst)
934 burst = 1;
Joel Fernandesfd009032013-09-23 18:05:13 -0500935 /*
936 * If the maxburst is equal to the fifo width, use
937 * A-synced transfers. This allows for large contiguous
938 * buffer transfers using only one PaRAM set.
939 */
940 if (burst == 1) {
941 /*
942 * For the A-sync case, bcnt and ccnt are the remainder
943 * and quotient respectively of the division of:
944 * (dma_length / acnt) by (SZ_64K -1). This is so
945 * that in case bcnt over flows, we have ccnt to use.
946 * Note: In A-sync tranfer only, bcntrld is used, but it
947 * only applies for sg_dma_len(sg) >= SZ_64K.
948 * In this case, the best way adopted is- bccnt for the
949 * first frame will be the remainder below. Then for
950 * every successive frame, bcnt will be SZ_64K-1. This
951 * is assured as bcntrld = 0xffff in end of function.
952 */
953 absync = false;
954 ccnt = dma_length / acnt / (SZ_64K - 1);
955 bcnt = dma_length / acnt - ccnt * (SZ_64K - 1);
956 /*
957 * If bcnt is non-zero, we have a remainder and hence an
958 * extra frame to transfer, so increment ccnt.
959 */
960 if (bcnt)
961 ccnt++;
962 else
963 bcnt = SZ_64K - 1;
964 cidx = acnt;
965 } else {
966 /*
967 * If maxburst is greater than the fifo address_width,
968 * use AB-synced transfers where A count is the fifo
969 * address_width and B count is the maxburst. In this
970 * case, we are limited to transfers of C count frames
971 * of (address_width * maxburst) where C count is limited
972 * to SZ_64K-1. This places an upper bound on the length
973 * of an SG segment that can be handled.
974 */
975 absync = true;
976 bcnt = burst;
977 ccnt = dma_length / (acnt * bcnt);
978 if (ccnt > (SZ_64K - 1)) {
979 dev_err(dev, "Exceeded max SG segment size\n");
980 return -EINVAL;
981 }
982 cidx = acnt * bcnt;
983 }
984
Thomas Gleixnerc2da2342014-04-28 14:29:57 -0500985 epset->len = dma_length;
986
Joel Fernandesfd009032013-09-23 18:05:13 -0500987 if (direction == DMA_MEM_TO_DEV) {
988 src_bidx = acnt;
989 src_cidx = cidx;
990 dst_bidx = 0;
991 dst_cidx = 0;
Thomas Gleixnerc2da2342014-04-28 14:29:57 -0500992 epset->addr = src_addr;
Joel Fernandesfd009032013-09-23 18:05:13 -0500993 } else if (direction == DMA_DEV_TO_MEM) {
994 src_bidx = 0;
995 src_cidx = 0;
996 dst_bidx = acnt;
997 dst_cidx = cidx;
Thomas Gleixnerc2da2342014-04-28 14:29:57 -0500998 epset->addr = dst_addr;
Joel Fernandes8cc3e302014-04-18 21:50:33 -0500999 } else if (direction == DMA_MEM_TO_MEM) {
1000 src_bidx = acnt;
1001 src_cidx = cidx;
1002 dst_bidx = acnt;
1003 dst_cidx = cidx;
Joel Fernandesfd009032013-09-23 18:05:13 -05001004 } else {
1005 dev_err(dev, "%s: direction not implemented yet\n", __func__);
1006 return -EINVAL;
1007 }
1008
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001009 param->opt = EDMA_TCC(EDMA_CHAN_SLOT(echan->ch_num));
Joel Fernandesfd009032013-09-23 18:05:13 -05001010 /* Configure A or AB synchronized transfers */
1011 if (absync)
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001012 param->opt |= SYNCDIM;
Joel Fernandesfd009032013-09-23 18:05:13 -05001013
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001014 param->src = src_addr;
1015 param->dst = dst_addr;
Joel Fernandesfd009032013-09-23 18:05:13 -05001016
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001017 param->src_dst_bidx = (dst_bidx << 16) | src_bidx;
1018 param->src_dst_cidx = (dst_cidx << 16) | src_cidx;
Joel Fernandesfd009032013-09-23 18:05:13 -05001019
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001020 param->a_b_cnt = bcnt << 16 | acnt;
1021 param->ccnt = ccnt;
Joel Fernandesfd009032013-09-23 18:05:13 -05001022 /*
1023 * Only time when (bcntrld) auto reload is required is for
1024 * A-sync case, and in this case, a requirement of reload value
1025 * of SZ_64K-1 only is assured. 'link' is initially set to NULL
1026 * and then later will be populated by edma_execute.
1027 */
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001028 param->link_bcntrld = 0xffffffff;
Joel Fernandesfd009032013-09-23 18:05:13 -05001029 return absync;
1030}
1031
Matt Porterc2dde5f2012-08-22 21:09:34 -04001032static struct dma_async_tx_descriptor *edma_prep_slave_sg(
1033 struct dma_chan *chan, struct scatterlist *sgl,
1034 unsigned int sg_len, enum dma_transfer_direction direction,
1035 unsigned long tx_flags, void *context)
1036{
1037 struct edma_chan *echan = to_edma_chan(chan);
1038 struct device *dev = chan->device->dev;
1039 struct edma_desc *edesc;
Joel Fernandesfd009032013-09-23 18:05:13 -05001040 dma_addr_t src_addr = 0, dst_addr = 0;
Matt Porter661f7cb2013-01-10 13:41:04 -05001041 enum dma_slave_buswidth dev_width;
1042 u32 burst;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001043 struct scatterlist *sg;
Joel Fernandesfd009032013-09-23 18:05:13 -05001044 int i, nslots, ret;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001045
1046 if (unlikely(!echan || !sgl || !sg_len))
1047 return NULL;
1048
Matt Porter661f7cb2013-01-10 13:41:04 -05001049 if (direction == DMA_DEV_TO_MEM) {
Joel Fernandesfd009032013-09-23 18:05:13 -05001050 src_addr = echan->cfg.src_addr;
Matt Porter661f7cb2013-01-10 13:41:04 -05001051 dev_width = echan->cfg.src_addr_width;
1052 burst = echan->cfg.src_maxburst;
1053 } else if (direction == DMA_MEM_TO_DEV) {
Joel Fernandesfd009032013-09-23 18:05:13 -05001054 dst_addr = echan->cfg.dst_addr;
Matt Porter661f7cb2013-01-10 13:41:04 -05001055 dev_width = echan->cfg.dst_addr_width;
1056 burst = echan->cfg.dst_maxburst;
1057 } else {
Peter Ujfalusie6fad592014-04-14 14:42:05 +03001058 dev_err(dev, "%s: bad direction: %d\n", __func__, direction);
Matt Porter661f7cb2013-01-10 13:41:04 -05001059 return NULL;
1060 }
1061
1062 if (dev_width == DMA_SLAVE_BUSWIDTH_UNDEFINED) {
Peter Ujfalusic594c892014-04-14 14:42:03 +03001063 dev_err(dev, "%s: Undefined slave buswidth\n", __func__);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001064 return NULL;
1065 }
1066
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001067 edesc = kzalloc(sizeof(*edesc) + sg_len * sizeof(edesc->pset[0]),
1068 GFP_ATOMIC);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001069 if (!edesc) {
Peter Ujfalusic594c892014-04-14 14:42:03 +03001070 dev_err(dev, "%s: Failed to allocate a descriptor\n", __func__);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001071 return NULL;
1072 }
1073
1074 edesc->pset_nr = sg_len;
Thomas Gleixnerb6205c32014-04-28 14:18:45 -05001075 edesc->residue = 0;
Thomas Gleixnerc2da2342014-04-28 14:29:57 -05001076 edesc->direction = direction;
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001077 edesc->echan = echan;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001078
Joel Fernandes6fbe24d2013-08-29 18:05:40 -05001079 /* Allocate a PaRAM slot, if needed */
1080 nslots = min_t(unsigned, MAX_NR_SG, sg_len);
1081
1082 for (i = 0; i < nslots; i++) {
Matt Porterc2dde5f2012-08-22 21:09:34 -04001083 if (echan->slot[i] < 0) {
1084 echan->slot[i] =
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001085 edma_alloc_slot(echan->ecc, EDMA_SLOT_ANY);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001086 if (echan->slot[i] < 0) {
Valentin Ilie4b6271a2013-10-24 16:14:22 +03001087 kfree(edesc);
Peter Ujfalusic594c892014-04-14 14:42:03 +03001088 dev_err(dev, "%s: Failed to allocate slot\n",
1089 __func__);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001090 return NULL;
1091 }
1092 }
Joel Fernandes6fbe24d2013-08-29 18:05:40 -05001093 }
1094
1095 /* Configure PaRAM sets for each SG */
1096 for_each_sg(sgl, sg, sg_len, i) {
Joel Fernandesfd009032013-09-23 18:05:13 -05001097 /* Get address for each SG */
1098 if (direction == DMA_DEV_TO_MEM)
1099 dst_addr = sg_dma_address(sg);
1100 else
1101 src_addr = sg_dma_address(sg);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001102
Joel Fernandesfd009032013-09-23 18:05:13 -05001103 ret = edma_config_pset(chan, &edesc->pset[i], src_addr,
1104 dst_addr, burst, dev_width,
1105 sg_dma_len(sg), direction);
Vinod Koulb967aec2013-10-30 13:07:18 +05301106 if (ret < 0) {
1107 kfree(edesc);
Joel Fernandesfd009032013-09-23 18:05:13 -05001108 return NULL;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001109 }
1110
Joel Fernandesfd009032013-09-23 18:05:13 -05001111 edesc->absync = ret;
Thomas Gleixnerb6205c32014-04-28 14:18:45 -05001112 edesc->residue += sg_dma_len(sg);
Joel Fernandes6fbe24d2013-08-29 18:05:40 -05001113
1114 /* If this is the last in a current SG set of transactions,
1115 enable interrupts so that next set is processed */
1116 if (!((i+1) % MAX_NR_SG))
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001117 edesc->pset[i].param.opt |= TCINTEN;
Joel Fernandes6fbe24d2013-08-29 18:05:40 -05001118
Matt Porterc2dde5f2012-08-22 21:09:34 -04001119 /* If this is the last set, enable completion interrupt flag */
1120 if (i == sg_len - 1)
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001121 edesc->pset[i].param.opt |= TCINTEN;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001122 }
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001123 edesc->residue_stat = edesc->residue;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001124
Matt Porterc2dde5f2012-08-22 21:09:34 -04001125 return vchan_tx_prep(&echan->vchan, &edesc->vdesc, tx_flags);
1126}
Matt Porterc2dde5f2012-08-22 21:09:34 -04001127
Lad, Prabhakarb7a4fd52015-02-04 13:03:27 +00001128static struct dma_async_tx_descriptor *edma_prep_dma_memcpy(
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001129 struct dma_chan *chan, dma_addr_t dest, dma_addr_t src,
1130 size_t len, unsigned long tx_flags)
1131{
Peter Ujfalusidf6694f2015-10-16 10:18:00 +03001132 int ret, nslots;
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001133 struct edma_desc *edesc;
1134 struct device *dev = chan->device->dev;
1135 struct edma_chan *echan = to_edma_chan(chan);
Peter Ujfalusidf6694f2015-10-16 10:18:00 +03001136 unsigned int width, pset_len;
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001137
1138 if (unlikely(!echan || !len))
1139 return NULL;
1140
Peter Ujfalusidf6694f2015-10-16 10:18:00 +03001141 if (len < SZ_64K) {
1142 /*
1143 * Transfer size less than 64K can be handled with one paRAM
1144 * slot and with one burst.
1145 * ACNT = length
1146 */
1147 width = len;
1148 pset_len = len;
1149 nslots = 1;
1150 } else {
1151 /*
1152 * Transfer size bigger than 64K will be handled with maximum of
1153 * two paRAM slots.
1154 * slot1: (full_length / 32767) times 32767 bytes bursts.
1155 * ACNT = 32767, length1: (full_length / 32767) * 32767
1156 * slot2: the remaining amount of data after slot1.
1157 * ACNT = full_length - length1, length2 = ACNT
1158 *
1159 * When the full_length is multibple of 32767 one slot can be
1160 * used to complete the transfer.
1161 */
1162 width = SZ_32K - 1;
1163 pset_len = rounddown(len, width);
1164 /* One slot is enough for lengths multiple of (SZ_32K -1) */
1165 if (unlikely(pset_len == len))
1166 nslots = 1;
1167 else
1168 nslots = 2;
1169 }
1170
1171 edesc = kzalloc(sizeof(*edesc) + nslots * sizeof(edesc->pset[0]),
1172 GFP_ATOMIC);
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001173 if (!edesc) {
1174 dev_dbg(dev, "Failed to allocate a descriptor\n");
1175 return NULL;
1176 }
1177
Peter Ujfalusidf6694f2015-10-16 10:18:00 +03001178 edesc->pset_nr = nslots;
1179 edesc->residue = edesc->residue_stat = len;
1180 edesc->direction = DMA_MEM_TO_MEM;
1181 edesc->echan = echan;
Peter Ujfalusi21a31842015-10-16 10:17:59 +03001182
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001183 ret = edma_config_pset(chan, &edesc->pset[0], src, dest, 1,
Peter Ujfalusidf6694f2015-10-16 10:18:00 +03001184 width, pset_len, DMA_MEM_TO_MEM);
1185 if (ret < 0) {
1186 kfree(edesc);
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001187 return NULL;
Peter Ujfalusidf6694f2015-10-16 10:18:00 +03001188 }
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001189
1190 edesc->absync = ret;
1191
Joel Fernandesb0cce4c2014-04-28 15:30:32 -05001192 edesc->pset[0].param.opt |= ITCCHEN;
Peter Ujfalusidf6694f2015-10-16 10:18:00 +03001193 if (nslots == 1) {
1194 /* Enable transfer complete interrupt */
1195 edesc->pset[0].param.opt |= TCINTEN;
1196 } else {
1197 /* Enable transfer complete chaining for the first slot */
1198 edesc->pset[0].param.opt |= TCCHEN;
1199
1200 if (echan->slot[1] < 0) {
1201 echan->slot[1] = edma_alloc_slot(echan->ecc,
1202 EDMA_SLOT_ANY);
1203 if (echan->slot[1] < 0) {
1204 kfree(edesc);
1205 dev_err(dev, "%s: Failed to allocate slot\n",
1206 __func__);
1207 return NULL;
1208 }
1209 }
1210 dest += pset_len;
1211 src += pset_len;
1212 pset_len = width = len % (SZ_32K - 1);
1213
1214 ret = edma_config_pset(chan, &edesc->pset[1], src, dest, 1,
1215 width, pset_len, DMA_MEM_TO_MEM);
1216 if (ret < 0) {
1217 kfree(edesc);
1218 return NULL;
1219 }
1220
1221 edesc->pset[1].param.opt |= ITCCHEN;
1222 edesc->pset[1].param.opt |= TCINTEN;
1223 }
Joel Fernandes8cc3e302014-04-18 21:50:33 -05001224
1225 return vchan_tx_prep(&echan->vchan, &edesc->vdesc, tx_flags);
1226}
1227
Joel Fernandes50a9c702013-10-31 16:31:23 -05001228static struct dma_async_tx_descriptor *edma_prep_dma_cyclic(
1229 struct dma_chan *chan, dma_addr_t buf_addr, size_t buf_len,
1230 size_t period_len, enum dma_transfer_direction direction,
Laurent Pinchart31c1e5a2014-08-01 12:20:10 +02001231 unsigned long tx_flags)
Joel Fernandes50a9c702013-10-31 16:31:23 -05001232{
1233 struct edma_chan *echan = to_edma_chan(chan);
1234 struct device *dev = chan->device->dev;
1235 struct edma_desc *edesc;
1236 dma_addr_t src_addr, dst_addr;
1237 enum dma_slave_buswidth dev_width;
1238 u32 burst;
1239 int i, ret, nslots;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001240
Joel Fernandes50a9c702013-10-31 16:31:23 -05001241 if (unlikely(!echan || !buf_len || !period_len))
1242 return NULL;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001243
Joel Fernandes50a9c702013-10-31 16:31:23 -05001244 if (direction == DMA_DEV_TO_MEM) {
1245 src_addr = echan->cfg.src_addr;
1246 dst_addr = buf_addr;
1247 dev_width = echan->cfg.src_addr_width;
1248 burst = echan->cfg.src_maxburst;
1249 } else if (direction == DMA_MEM_TO_DEV) {
1250 src_addr = buf_addr;
1251 dst_addr = echan->cfg.dst_addr;
1252 dev_width = echan->cfg.dst_addr_width;
1253 burst = echan->cfg.dst_maxburst;
1254 } else {
Peter Ujfalusie6fad592014-04-14 14:42:05 +03001255 dev_err(dev, "%s: bad direction: %d\n", __func__, direction);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001256 return NULL;
1257 }
1258
1259 if (dev_width == DMA_SLAVE_BUSWIDTH_UNDEFINED) {
Peter Ujfalusic594c892014-04-14 14:42:03 +03001260 dev_err(dev, "%s: Undefined slave buswidth\n", __func__);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001261 return NULL;
1262 }
1263
1264 if (unlikely(buf_len % period_len)) {
1265 dev_err(dev, "Period should be multiple of Buffer length\n");
1266 return NULL;
1267 }
1268
1269 nslots = (buf_len / period_len) + 1;
1270
1271 /*
1272 * Cyclic DMA users such as audio cannot tolerate delays introduced
1273 * by cases where the number of periods is more than the maximum
1274 * number of SGs the EDMA driver can handle at a time. For DMA types
1275 * such as Slave SGs, such delays are tolerable and synchronized,
1276 * but the synchronization is difficult to achieve with Cyclic and
1277 * cannot be guaranteed, so we error out early.
1278 */
1279 if (nslots > MAX_NR_SG)
1280 return NULL;
1281
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001282 edesc = kzalloc(sizeof(*edesc) + nslots * sizeof(edesc->pset[0]),
1283 GFP_ATOMIC);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001284 if (!edesc) {
Peter Ujfalusic594c892014-04-14 14:42:03 +03001285 dev_err(dev, "%s: Failed to allocate a descriptor\n", __func__);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001286 return NULL;
1287 }
1288
1289 edesc->cyclic = 1;
1290 edesc->pset_nr = nslots;
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001291 edesc->residue = edesc->residue_stat = buf_len;
Thomas Gleixnerc2da2342014-04-28 14:29:57 -05001292 edesc->direction = direction;
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001293 edesc->echan = echan;
Joel Fernandes50a9c702013-10-31 16:31:23 -05001294
Peter Ujfalusi83bb3122014-04-14 14:42:02 +03001295 dev_dbg(dev, "%s: channel=%d nslots=%d period_len=%zu buf_len=%zu\n",
1296 __func__, echan->ch_num, nslots, period_len, buf_len);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001297
1298 for (i = 0; i < nslots; i++) {
1299 /* Allocate a PaRAM slot, if needed */
1300 if (echan->slot[i] < 0) {
1301 echan->slot[i] =
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001302 edma_alloc_slot(echan->ecc, EDMA_SLOT_ANY);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001303 if (echan->slot[i] < 0) {
Christian Engelmayere3ddc972013-12-30 20:48:39 +01001304 kfree(edesc);
Peter Ujfalusic594c892014-04-14 14:42:03 +03001305 dev_err(dev, "%s: Failed to allocate slot\n",
1306 __func__);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001307 return NULL;
1308 }
1309 }
1310
1311 if (i == nslots - 1) {
1312 memcpy(&edesc->pset[i], &edesc->pset[0],
1313 sizeof(edesc->pset[0]));
1314 break;
1315 }
1316
1317 ret = edma_config_pset(chan, &edesc->pset[i], src_addr,
1318 dst_addr, burst, dev_width, period_len,
1319 direction);
Christian Engelmayere3ddc972013-12-30 20:48:39 +01001320 if (ret < 0) {
1321 kfree(edesc);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001322 return NULL;
Christian Engelmayere3ddc972013-12-30 20:48:39 +01001323 }
Joel Fernandes50a9c702013-10-31 16:31:23 -05001324
1325 if (direction == DMA_DEV_TO_MEM)
1326 dst_addr += period_len;
1327 else
1328 src_addr += period_len;
1329
Peter Ujfalusi83bb3122014-04-14 14:42:02 +03001330 dev_vdbg(dev, "%s: Configure period %d of buf:\n", __func__, i);
1331 dev_vdbg(dev,
Joel Fernandes50a9c702013-10-31 16:31:23 -05001332 "\n pset[%d]:\n"
1333 " chnum\t%d\n"
1334 " slot\t%d\n"
1335 " opt\t%08x\n"
1336 " src\t%08x\n"
1337 " dst\t%08x\n"
1338 " abcnt\t%08x\n"
1339 " ccnt\t%08x\n"
1340 " bidx\t%08x\n"
1341 " cidx\t%08x\n"
1342 " lkrld\t%08x\n",
1343 i, echan->ch_num, echan->slot[i],
Thomas Gleixnerb5088ad2014-04-28 14:23:55 -05001344 edesc->pset[i].param.opt,
1345 edesc->pset[i].param.src,
1346 edesc->pset[i].param.dst,
1347 edesc->pset[i].param.a_b_cnt,
1348 edesc->pset[i].param.ccnt,
1349 edesc->pset[i].param.src_dst_bidx,
1350 edesc->pset[i].param.src_dst_cidx,
1351 edesc->pset[i].param.link_bcntrld);
Joel Fernandes50a9c702013-10-31 16:31:23 -05001352
1353 edesc->absync = ret;
1354
1355 /*
Peter Ujfalusia1f146f2014-07-16 15:29:21 +03001356 * Enable period interrupt only if it is requested
Joel Fernandes50a9c702013-10-31 16:31:23 -05001357 */
Peter Ujfalusia1f146f2014-07-16 15:29:21 +03001358 if (tx_flags & DMA_PREP_INTERRUPT)
1359 edesc->pset[i].param.opt |= TCINTEN;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001360 }
1361
Peter Ujfalusi8e8805d2014-07-08 13:46:38 +03001362 /* Place the cyclic channel to highest priority queue */
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001363 if (!echan->tc)
1364 edma_assign_channel_eventq(echan, EVENTQ_0);
Peter Ujfalusi8e8805d2014-07-08 13:46:38 +03001365
Matt Porterc2dde5f2012-08-22 21:09:34 -04001366 return vchan_tx_prep(&echan->vchan, &edesc->vdesc, tx_flags);
1367}
1368
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001369static void edma_completion_handler(struct edma_chan *echan)
Matt Porterc2dde5f2012-08-22 21:09:34 -04001370{
Matt Porterc2dde5f2012-08-22 21:09:34 -04001371 struct device *dev = echan->vchan.chan.device->dev;
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001372 struct edma_desc *edesc = echan->edesc;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001373
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001374 if (!edesc)
1375 return;
Joel Fernandes50a9c702013-10-31 16:31:23 -05001376
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +03001377 spin_lock(&echan->vchan.lock);
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001378 if (edesc->cyclic) {
1379 vchan_cyclic_callback(&edesc->vdesc);
1380 spin_unlock(&echan->vchan.lock);
1381 return;
1382 } else if (edesc->processed == edesc->pset_nr) {
1383 edesc->residue = 0;
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001384 edma_stop(echan);
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001385 vchan_cookie_complete(&edesc->vdesc);
1386 echan->edesc = NULL;
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001387
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001388 dev_dbg(dev, "Transfer completed on channel %d\n",
1389 echan->ch_num);
1390 } else {
1391 dev_dbg(dev, "Sub transfer completed on channel %d\n",
1392 echan->ch_num);
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +03001393
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001394 edma_pause(echan);
Joel Fernandesc5f47992013-08-29 18:05:43 -05001395
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001396 /* Update statistics for tx_status */
1397 edesc->residue -= edesc->sg_len;
1398 edesc->residue_stat = edesc->residue;
1399 edesc->processed_stat = edesc->processed;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001400 }
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001401 edma_execute(echan);
1402
Peter Ujfalusi8fa7ff42015-10-14 14:42:45 +03001403 spin_unlock(&echan->vchan.lock);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001404}
1405
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001406/* eDMA interrupt handler */
1407static irqreturn_t dma_irq_handler(int irq, void *data)
1408{
1409 struct edma_cc *ecc = data;
1410 int ctlr;
1411 u32 sh_ier;
1412 u32 sh_ipr;
1413 u32 bank;
1414
1415 ctlr = ecc->id;
1416 if (ctlr < 0)
1417 return IRQ_NONE;
1418
1419 dev_vdbg(ecc->dev, "dma_irq_handler\n");
1420
1421 sh_ipr = edma_shadow0_read_array(ecc, SH_IPR, 0);
1422 if (!sh_ipr) {
1423 sh_ipr = edma_shadow0_read_array(ecc, SH_IPR, 1);
1424 if (!sh_ipr)
1425 return IRQ_NONE;
1426 sh_ier = edma_shadow0_read_array(ecc, SH_IER, 1);
1427 bank = 1;
1428 } else {
1429 sh_ier = edma_shadow0_read_array(ecc, SH_IER, 0);
1430 bank = 0;
1431 }
1432
1433 do {
1434 u32 slot;
1435 u32 channel;
1436
1437 slot = __ffs(sh_ipr);
1438 sh_ipr &= ~(BIT(slot));
1439
1440 if (sh_ier & BIT(slot)) {
1441 channel = (bank << 5) | slot;
1442 /* Clear the corresponding IPR bits */
1443 edma_shadow0_write_array(ecc, SH_ICR, bank, BIT(slot));
1444 edma_completion_handler(&ecc->slave_chans[channel]);
1445 }
1446 } while (sh_ipr);
1447
1448 edma_shadow0_write(ecc, SH_IEVAL, 1);
1449 return IRQ_HANDLED;
1450}
1451
1452static void edma_error_handler(struct edma_chan *echan)
1453{
1454 struct edma_cc *ecc = echan->ecc;
1455 struct device *dev = echan->vchan.chan.device->dev;
1456 struct edmacc_param p;
1457
1458 if (!echan->edesc)
1459 return;
1460
1461 spin_lock(&echan->vchan.lock);
1462
1463 edma_read_slot(ecc, echan->slot[0], &p);
1464 /*
1465 * Issue later based on missed flag which will be sure
1466 * to happen as:
1467 * (1) we finished transmitting an intermediate slot and
1468 * edma_execute is coming up.
1469 * (2) or we finished current transfer and issue will
1470 * call edma_execute.
1471 *
1472 * Important note: issuing can be dangerous here and
1473 * lead to some nasty recursion when we are in a NULL
1474 * slot. So we avoid doing so and set the missed flag.
1475 */
1476 if (p.a_b_cnt == 0 && p.ccnt == 0) {
1477 dev_dbg(dev, "Error on null slot, setting miss\n");
1478 echan->missed = 1;
1479 } else {
1480 /*
1481 * The slot is already programmed but the event got
1482 * missed, so its safe to issue it here.
1483 */
1484 dev_dbg(dev, "Missed event, TRIGGERING\n");
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001485 edma_clean_channel(echan);
1486 edma_stop(echan);
1487 edma_start(echan);
1488 edma_trigger_channel(echan);
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001489 }
1490 spin_unlock(&echan->vchan.lock);
1491}
1492
Peter Ujfalusi7c3b8b32015-10-14 14:43:02 +03001493static inline bool edma_error_pending(struct edma_cc *ecc)
1494{
1495 if (edma_read_array(ecc, EDMA_EMR, 0) ||
1496 edma_read_array(ecc, EDMA_EMR, 1) ||
1497 edma_read(ecc, EDMA_QEMR) || edma_read(ecc, EDMA_CCERR))
1498 return true;
1499
1500 return false;
1501}
1502
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001503/* eDMA error interrupt handler */
1504static irqreturn_t dma_ccerr_handler(int irq, void *data)
1505{
1506 struct edma_cc *ecc = data;
Peter Ujfalusie4402a12015-10-14 14:43:03 +03001507 int i, j;
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001508 int ctlr;
1509 unsigned int cnt = 0;
Peter Ujfalusie4402a12015-10-14 14:43:03 +03001510 unsigned int val;
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001511
1512 ctlr = ecc->id;
1513 if (ctlr < 0)
1514 return IRQ_NONE;
1515
1516 dev_vdbg(ecc->dev, "dma_ccerr_handler\n");
1517
Peter Ujfalusi7c3b8b32015-10-14 14:43:02 +03001518 if (!edma_error_pending(ecc))
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001519 return IRQ_NONE;
1520
1521 while (1) {
Peter Ujfalusie4402a12015-10-14 14:43:03 +03001522 /* Event missed register(s) */
1523 for (j = 0; j < 2; j++) {
1524 unsigned long emr;
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001525
Peter Ujfalusie4402a12015-10-14 14:43:03 +03001526 val = edma_read_array(ecc, EDMA_EMR, j);
1527 if (!val)
1528 continue;
1529
1530 dev_dbg(ecc->dev, "EMR%d 0x%08x\n", j, val);
1531 emr = val;
1532 for (i = find_next_bit(&emr, 32, 0); i < 32;
1533 i = find_next_bit(&emr, 32, i + 1)) {
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001534 int k = (j << 5) + i;
1535
Peter Ujfalusie4402a12015-10-14 14:43:03 +03001536 /* Clear the corresponding EMR bits */
1537 edma_write_array(ecc, EDMA_EMCR, j, BIT(i));
1538 /* Clear any SER */
1539 edma_shadow0_write_array(ecc, SH_SECR, j,
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001540 BIT(i));
Peter Ujfalusie4402a12015-10-14 14:43:03 +03001541 edma_error_handler(&ecc->slave_chans[k]);
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001542 }
1543 }
Peter Ujfalusie4402a12015-10-14 14:43:03 +03001544
1545 val = edma_read(ecc, EDMA_QEMR);
1546 if (val) {
1547 dev_dbg(ecc->dev, "QEMR 0x%02x\n", val);
1548 /* Not reported, just clear the interrupt reason. */
1549 edma_write(ecc, EDMA_QEMCR, val);
1550 edma_shadow0_write(ecc, SH_QSECR, val);
1551 }
1552
1553 val = edma_read(ecc, EDMA_CCERR);
1554 if (val) {
1555 dev_warn(ecc->dev, "CCERR 0x%08x\n", val);
1556 /* Not reported, just clear the interrupt reason. */
1557 edma_write(ecc, EDMA_CCERRCLR, val);
1558 }
1559
Peter Ujfalusi7c3b8b32015-10-14 14:43:02 +03001560 if (!edma_error_pending(ecc))
Peter Ujfalusi79ad2e32015-10-14 14:43:01 +03001561 break;
1562 cnt++;
1563 if (cnt > 10)
1564 break;
1565 }
1566 edma_write(ecc, EDMA_EEVAL, 1);
1567 return IRQ_HANDLED;
1568}
1569
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001570static void edma_tc_set_pm_state(struct edma_tc *tc, bool enable)
1571{
1572 struct platform_device *tc_pdev;
1573 int ret;
1574
Arnd Bergmann638bdc82015-11-03 15:00:57 +01001575 if (!IS_ENABLED(CONFIG_OF) || !tc)
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001576 return;
1577
1578 tc_pdev = of_find_device_by_node(tc->node);
1579 if (!tc_pdev) {
1580 pr_err("%s: TPTC device is not found\n", __func__);
1581 return;
1582 }
1583 if (!pm_runtime_enabled(&tc_pdev->dev))
1584 pm_runtime_enable(&tc_pdev->dev);
1585
1586 if (enable)
1587 ret = pm_runtime_get_sync(&tc_pdev->dev);
1588 else
1589 ret = pm_runtime_put_sync(&tc_pdev->dev);
1590
1591 if (ret < 0)
1592 pr_err("%s: pm_runtime_%s_sync() failed for %s\n", __func__,
1593 enable ? "get" : "put", dev_name(&tc_pdev->dev));
1594}
1595
Matt Porterc2dde5f2012-08-22 21:09:34 -04001596/* Alloc channel resources */
1597static int edma_alloc_chan_resources(struct dma_chan *chan)
1598{
1599 struct edma_chan *echan = to_edma_chan(chan);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001600 struct edma_cc *ecc = echan->ecc;
1601 struct device *dev = ecc->dev;
1602 enum dma_event_q eventq_no = EVENTQ_DEFAULT;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001603 int ret;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001604
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001605 if (echan->tc) {
1606 eventq_no = echan->tc->id;
1607 } else if (ecc->tc_list) {
1608 /* memcpy channel */
1609 echan->tc = &ecc->tc_list[ecc->info->default_queue];
1610 eventq_no = echan->tc->id;
1611 }
1612
1613 ret = edma_alloc_channel(echan, eventq_no);
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001614 if (ret)
1615 return ret;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001616
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001617 echan->slot[0] = edma_alloc_slot(ecc, echan->ch_num);
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03001618 if (echan->slot[0] < 0) {
1619 dev_err(dev, "Entry slot allocation failed for channel %u\n",
1620 EDMA_CHAN_SLOT(echan->ch_num));
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001621 goto err_slot;
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03001622 }
1623
1624 /* Set up channel -> slot mapping for the entry slot */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001625 edma_set_chmap(echan, echan->slot[0]);
1626 echan->alloced = true;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001627
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001628 dev_dbg(dev, "Got eDMA channel %d for virt channel %d (%s trigger)\n",
1629 EDMA_CHAN_SLOT(echan->ch_num), chan->chan_id,
1630 echan->hw_triggered ? "HW" : "SW");
1631
1632 edma_tc_set_pm_state(echan->tc, true);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001633
1634 return 0;
1635
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001636err_slot:
1637 edma_free_channel(echan);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001638 return ret;
1639}
1640
1641/* Free channel resources */
1642static void edma_free_chan_resources(struct dma_chan *chan)
1643{
1644 struct edma_chan *echan = to_edma_chan(chan);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001645 struct device *dev = echan->ecc->dev;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001646 int i;
1647
1648 /* Terminate transfers */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001649 edma_stop(echan);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001650
1651 vchan_free_chan_resources(&echan->vchan);
1652
1653 /* Free EDMA PaRAM slots */
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03001654 for (i = 0; i < EDMA_MAX_SLOTS; i++) {
Matt Porterc2dde5f2012-08-22 21:09:34 -04001655 if (echan->slot[i] >= 0) {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001656 edma_free_slot(echan->ecc, echan->slot[i]);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001657 echan->slot[i] = -1;
1658 }
1659 }
1660
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03001661 /* Set entry slot to the dummy slot */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001662 edma_set_chmap(echan, echan->ecc->dummy_slot);
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03001663
Matt Porterc2dde5f2012-08-22 21:09:34 -04001664 /* Free EDMA channel */
1665 if (echan->alloced) {
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03001666 edma_free_channel(echan);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001667 echan->alloced = false;
1668 }
1669
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001670 edma_tc_set_pm_state(echan->tc, false);
1671 echan->tc = NULL;
1672 echan->hw_triggered = false;
1673
1674 dev_dbg(dev, "Free eDMA channel %d for virt channel %d\n",
1675 EDMA_CHAN_SLOT(echan->ch_num), chan->chan_id);
Matt Porterc2dde5f2012-08-22 21:09:34 -04001676}
1677
1678/* Send pending descriptor to hardware */
1679static void edma_issue_pending(struct dma_chan *chan)
1680{
1681 struct edma_chan *echan = to_edma_chan(chan);
1682 unsigned long flags;
1683
1684 spin_lock_irqsave(&echan->vchan.lock, flags);
1685 if (vchan_issue_pending(&echan->vchan) && !echan->edesc)
1686 edma_execute(echan);
1687 spin_unlock_irqrestore(&echan->vchan.lock, flags);
1688}
1689
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001690static u32 edma_residue(struct edma_desc *edesc)
1691{
1692 bool dst = edesc->direction == DMA_DEV_TO_MEM;
1693 struct edma_pset *pset = edesc->pset;
1694 dma_addr_t done, pos;
1695 int i;
1696
1697 /*
1698 * We always read the dst/src position from the first RamPar
1699 * pset. That's the one which is active now.
1700 */
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001701 pos = edma_get_position(edesc->echan->ecc, edesc->echan->slot[0], dst);
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001702
1703 /*
1704 * Cyclic is simple. Just subtract pset[0].addr from pos.
1705 *
1706 * We never update edesc->residue in the cyclic case, so we
1707 * can tell the remaining room to the end of the circular
1708 * buffer.
1709 */
1710 if (edesc->cyclic) {
1711 done = pos - pset->addr;
1712 edesc->residue_stat = edesc->residue - done;
1713 return edesc->residue_stat;
1714 }
1715
1716 /*
1717 * For SG operation we catch up with the last processed
1718 * status.
1719 */
1720 pset += edesc->processed_stat;
1721
1722 for (i = edesc->processed_stat; i < edesc->processed; i++, pset++) {
1723 /*
1724 * If we are inside this pset address range, we know
1725 * this is the active one. Get the current delta and
1726 * stop walking the psets.
1727 */
1728 if (pos >= pset->addr && pos < pset->addr + pset->len)
1729 return edesc->residue_stat - (pos - pset->addr);
1730
1731 /* Otherwise mark it done and update residue_stat. */
1732 edesc->processed_stat++;
1733 edesc->residue_stat -= pset->len;
1734 }
1735 return edesc->residue_stat;
1736}
1737
Matt Porterc2dde5f2012-08-22 21:09:34 -04001738/* Check request completion status */
1739static enum dma_status edma_tx_status(struct dma_chan *chan,
1740 dma_cookie_t cookie,
1741 struct dma_tx_state *txstate)
1742{
1743 struct edma_chan *echan = to_edma_chan(chan);
1744 struct virt_dma_desc *vdesc;
1745 enum dma_status ret;
1746 unsigned long flags;
1747
1748 ret = dma_cookie_status(chan, cookie, txstate);
Vinod Koul9d386ec2013-10-16 13:42:15 +05301749 if (ret == DMA_COMPLETE || !txstate)
Matt Porterc2dde5f2012-08-22 21:09:34 -04001750 return ret;
1751
1752 spin_lock_irqsave(&echan->vchan.lock, flags);
Thomas Gleixnerde135932014-04-28 14:19:51 -05001753 if (echan->edesc && echan->edesc->vdesc.tx.cookie == cookie)
Thomas Gleixner740b41f2014-04-28 14:34:11 -05001754 txstate->residue = edma_residue(echan->edesc);
Thomas Gleixnerde135932014-04-28 14:19:51 -05001755 else if ((vdesc = vchan_find_desc(&echan->vchan, cookie)))
1756 txstate->residue = to_edma_desc(&vdesc->tx)->residue;
Matt Porterc2dde5f2012-08-22 21:09:34 -04001757 spin_unlock_irqrestore(&echan->vchan.lock, flags);
1758
1759 return ret;
1760}
1761
Peter Ujfalusiecb7dec2015-12-09 10:18:10 +02001762static bool edma_is_memcpy_channel(int ch_num, s32 *memcpy_channels)
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001763{
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001764 if (!memcpy_channels)
1765 return false;
Peter Ujfalusiecb7dec2015-12-09 10:18:10 +02001766 while (*memcpy_channels != -1) {
1767 if (*memcpy_channels == ch_num)
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001768 return true;
Peter Ujfalusiecb7dec2015-12-09 10:18:10 +02001769 memcpy_channels++;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001770 }
1771 return false;
1772}
1773
Peter Ujfalusi2c88ee62014-04-14 14:42:01 +03001774#define EDMA_DMA_BUSWIDTHS (BIT(DMA_SLAVE_BUSWIDTH_1_BYTE) | \
1775 BIT(DMA_SLAVE_BUSWIDTH_2_BYTES) | \
Peter Ujfalusie4a899d2014-07-03 07:51:56 +03001776 BIT(DMA_SLAVE_BUSWIDTH_3_BYTES) | \
Peter Ujfalusi2c88ee62014-04-14 14:42:01 +03001777 BIT(DMA_SLAVE_BUSWIDTH_4_BYTES))
1778
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001779static void edma_dma_init(struct edma_cc *ecc, bool legacy_mode)
Matt Porterc2dde5f2012-08-22 21:09:34 -04001780{
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001781 struct dma_device *s_ddev = &ecc->dma_slave;
1782 struct dma_device *m_ddev = NULL;
Peter Ujfalusiecb7dec2015-12-09 10:18:10 +02001783 s32 *memcpy_channels = ecc->info->memcpy_channels;
Peter Ujfalusi02f77ef2015-10-16 10:18:05 +03001784 int i, j;
Maxime Ripard9f59cd02014-11-17 14:42:47 +01001785
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001786 dma_cap_zero(s_ddev->cap_mask);
1787 dma_cap_set(DMA_SLAVE, s_ddev->cap_mask);
1788 dma_cap_set(DMA_CYCLIC, s_ddev->cap_mask);
1789 if (ecc->legacy_mode && !memcpy_channels) {
1790 dev_warn(ecc->dev,
1791 "Legacy memcpy is enabled, things might not work\n");
Maxime Ripard9f59cd02014-11-17 14:42:47 +01001792
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001793 dma_cap_set(DMA_MEMCPY, s_ddev->cap_mask);
1794 s_ddev->device_prep_dma_memcpy = edma_prep_dma_memcpy;
1795 s_ddev->directions = BIT(DMA_MEM_TO_MEM);
1796 }
Matt Porterc2dde5f2012-08-22 21:09:34 -04001797
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001798 s_ddev->device_prep_slave_sg = edma_prep_slave_sg;
1799 s_ddev->device_prep_dma_cyclic = edma_prep_dma_cyclic;
1800 s_ddev->device_alloc_chan_resources = edma_alloc_chan_resources;
1801 s_ddev->device_free_chan_resources = edma_free_chan_resources;
1802 s_ddev->device_issue_pending = edma_issue_pending;
1803 s_ddev->device_tx_status = edma_tx_status;
1804 s_ddev->device_config = edma_slave_config;
1805 s_ddev->device_pause = edma_dma_pause;
1806 s_ddev->device_resume = edma_dma_resume;
1807 s_ddev->device_terminate_all = edma_terminate_all;
Peter Ujfalusib84730f2016-02-11 11:08:42 +02001808 s_ddev->device_synchronize = edma_synchronize;
Peter Ujfalusi02f77ef2015-10-16 10:18:05 +03001809
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001810 s_ddev->src_addr_widths = EDMA_DMA_BUSWIDTHS;
1811 s_ddev->dst_addr_widths = EDMA_DMA_BUSWIDTHS;
1812 s_ddev->directions |= (BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV));
1813 s_ddev->residue_granularity = DMA_RESIDUE_GRANULARITY_BURST;
Peter Ujfalusi02f77ef2015-10-16 10:18:05 +03001814
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001815 s_ddev->dev = ecc->dev;
1816 INIT_LIST_HEAD(&s_ddev->channels);
1817
1818 if (memcpy_channels) {
1819 m_ddev = devm_kzalloc(ecc->dev, sizeof(*m_ddev), GFP_KERNEL);
1820 ecc->dma_memcpy = m_ddev;
1821
1822 dma_cap_zero(m_ddev->cap_mask);
1823 dma_cap_set(DMA_MEMCPY, m_ddev->cap_mask);
1824
1825 m_ddev->device_prep_dma_memcpy = edma_prep_dma_memcpy;
1826 m_ddev->device_alloc_chan_resources = edma_alloc_chan_resources;
1827 m_ddev->device_free_chan_resources = edma_free_chan_resources;
1828 m_ddev->device_issue_pending = edma_issue_pending;
1829 m_ddev->device_tx_status = edma_tx_status;
1830 m_ddev->device_config = edma_slave_config;
1831 m_ddev->device_pause = edma_dma_pause;
1832 m_ddev->device_resume = edma_dma_resume;
1833 m_ddev->device_terminate_all = edma_terminate_all;
Peter Ujfalusib84730f2016-02-11 11:08:42 +02001834 m_ddev->device_synchronize = edma_synchronize;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001835
1836 m_ddev->src_addr_widths = EDMA_DMA_BUSWIDTHS;
1837 m_ddev->dst_addr_widths = EDMA_DMA_BUSWIDTHS;
1838 m_ddev->directions = BIT(DMA_MEM_TO_MEM);
1839 m_ddev->residue_granularity = DMA_RESIDUE_GRANULARITY_BURST;
1840
1841 m_ddev->dev = ecc->dev;
1842 INIT_LIST_HEAD(&m_ddev->channels);
1843 } else if (!ecc->legacy_mode) {
1844 dev_info(ecc->dev, "memcpy is disabled\n");
1845 }
Peter Ujfalusi02f77ef2015-10-16 10:18:05 +03001846
1847 for (i = 0; i < ecc->num_channels; i++) {
1848 struct edma_chan *echan = &ecc->slave_chans[i];
1849 echan->ch_num = EDMA_CTLR_CHAN(ecc->id, i);
1850 echan->ecc = ecc;
1851 echan->vchan.desc_free = edma_desc_free;
1852
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001853 if (m_ddev && edma_is_memcpy_channel(i, memcpy_channels))
1854 vchan_init(&echan->vchan, m_ddev);
1855 else
1856 vchan_init(&echan->vchan, s_ddev);
Peter Ujfalusi02f77ef2015-10-16 10:18:05 +03001857
1858 INIT_LIST_HEAD(&echan->node);
1859 for (j = 0; j < EDMA_MAX_SLOTS; j++)
1860 echan->slot[j] = -1;
1861 }
Matt Porterc2dde5f2012-08-22 21:09:34 -04001862}
1863
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001864static int edma_setup_from_hw(struct device *dev, struct edma_soc_info *pdata,
1865 struct edma_cc *ecc)
1866{
1867 int i;
1868 u32 value, cccfg;
1869 s8 (*queue_priority_map)[2];
1870
1871 /* Decode the eDMA3 configuration from CCCFG register */
1872 cccfg = edma_read(ecc, EDMA_CCCFG);
1873
1874 value = GET_NUM_REGN(cccfg);
1875 ecc->num_region = BIT(value);
1876
1877 value = GET_NUM_DMACH(cccfg);
1878 ecc->num_channels = BIT(value + 1);
1879
Peter Ujfalusi633e42b2015-10-16 10:18:04 +03001880 value = GET_NUM_QDMACH(cccfg);
1881 ecc->num_qchannels = value * 2;
1882
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001883 value = GET_NUM_PAENTRY(cccfg);
1884 ecc->num_slots = BIT(value + 4);
1885
1886 value = GET_NUM_EVQUE(cccfg);
1887 ecc->num_tc = value + 1;
1888
Peter Ujfalusi4ab54f62015-10-14 14:43:04 +03001889 ecc->chmap_exist = (cccfg & CHMAP_EXIST) ? true : false;
1890
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001891 dev_dbg(dev, "eDMA3 CC HW configuration (cccfg: 0x%08x):\n", cccfg);
1892 dev_dbg(dev, "num_region: %u\n", ecc->num_region);
1893 dev_dbg(dev, "num_channels: %u\n", ecc->num_channels);
Peter Ujfalusi633e42b2015-10-16 10:18:04 +03001894 dev_dbg(dev, "num_qchannels: %u\n", ecc->num_qchannels);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001895 dev_dbg(dev, "num_slots: %u\n", ecc->num_slots);
1896 dev_dbg(dev, "num_tc: %u\n", ecc->num_tc);
Peter Ujfalusi4ab54f62015-10-14 14:43:04 +03001897 dev_dbg(dev, "chmap_exist: %s\n", ecc->chmap_exist ? "yes" : "no");
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001898
1899 /* Nothing need to be done if queue priority is provided */
1900 if (pdata->queue_priority_mapping)
1901 return 0;
1902
1903 /*
1904 * Configure TC/queue priority as follows:
1905 * Q0 - priority 0
1906 * Q1 - priority 1
1907 * Q2 - priority 2
1908 * ...
1909 * The meaning of priority numbers: 0 highest priority, 7 lowest
1910 * priority. So Q0 is the highest priority queue and the last queue has
1911 * the lowest priority.
1912 */
Peter Ujfalusi547c6e22015-10-14 14:42:55 +03001913 queue_priority_map = devm_kcalloc(dev, ecc->num_tc + 1, sizeof(s8),
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001914 GFP_KERNEL);
1915 if (!queue_priority_map)
1916 return -ENOMEM;
1917
1918 for (i = 0; i < ecc->num_tc; i++) {
1919 queue_priority_map[i][0] = i;
1920 queue_priority_map[i][1] = i;
1921 }
1922 queue_priority_map[i][0] = -1;
1923 queue_priority_map[i][1] = -1;
1924
1925 pdata->queue_priority_mapping = queue_priority_map;
1926 /* Default queue has the lowest priority */
1927 pdata->default_queue = i - 1;
1928
1929 return 0;
1930}
1931
1932#if IS_ENABLED(CONFIG_OF)
1933static int edma_xbar_event_map(struct device *dev, struct edma_soc_info *pdata,
1934 size_t sz)
1935{
1936 const char pname[] = "ti,edma-xbar-event-map";
1937 struct resource res;
1938 void __iomem *xbar;
1939 s16 (*xbar_chans)[2];
1940 size_t nelm = sz / sizeof(s16);
1941 u32 shift, offset, mux;
1942 int ret, i;
1943
Peter Ujfalusi547c6e22015-10-14 14:42:55 +03001944 xbar_chans = devm_kcalloc(dev, nelm + 2, sizeof(s16), GFP_KERNEL);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001945 if (!xbar_chans)
1946 return -ENOMEM;
1947
1948 ret = of_address_to_resource(dev->of_node, 1, &res);
1949 if (ret)
1950 return -ENOMEM;
1951
1952 xbar = devm_ioremap(dev, res.start, resource_size(&res));
1953 if (!xbar)
1954 return -ENOMEM;
1955
1956 ret = of_property_read_u16_array(dev->of_node, pname, (u16 *)xbar_chans,
1957 nelm);
1958 if (ret)
1959 return -EIO;
1960
1961 /* Invalidate last entry for the other user of this mess */
1962 nelm >>= 1;
1963 xbar_chans[nelm][0] = -1;
1964 xbar_chans[nelm][1] = -1;
1965
1966 for (i = 0; i < nelm; i++) {
1967 shift = (xbar_chans[i][1] & 0x03) << 3;
1968 offset = xbar_chans[i][1] & 0xfffffffc;
1969 mux = readl(xbar + offset);
1970 mux &= ~(0xff << shift);
1971 mux |= xbar_chans[i][0] << shift;
1972 writel(mux, (xbar + offset));
1973 }
1974
1975 pdata->xbar_chans = (const s16 (*)[2]) xbar_chans;
1976 return 0;
1977}
1978
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001979static struct edma_soc_info *edma_setup_info_from_dt(struct device *dev,
1980 bool legacy_mode)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001981{
1982 struct edma_soc_info *info;
Peter Ujfalusi966a87b2015-10-16 10:18:07 +03001983 struct property *prop;
1984 size_t sz;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03001985 int ret;
1986
1987 info = devm_kzalloc(dev, sizeof(struct edma_soc_info), GFP_KERNEL);
1988 if (!info)
1989 return ERR_PTR(-ENOMEM);
1990
Peter Ujfalusi1be53362015-10-16 10:18:10 +03001991 if (legacy_mode) {
1992 prop = of_find_property(dev->of_node, "ti,edma-xbar-event-map",
1993 &sz);
1994 if (prop) {
1995 ret = edma_xbar_event_map(dev, info, sz);
1996 if (ret)
1997 return ERR_PTR(ret);
1998 }
1999 return info;
2000 }
2001
2002 /* Get the list of channels allocated to be used for memcpy */
2003 prop = of_find_property(dev->of_node, "ti,edma-memcpy-channels", &sz);
Peter Ujfalusi966a87b2015-10-16 10:18:07 +03002004 if (prop) {
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002005 const char pname[] = "ti,edma-memcpy-channels";
Peter Ujfalusiecb7dec2015-12-09 10:18:10 +02002006 size_t nelm = sz / sizeof(s32);
2007 s32 *memcpy_ch;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002008
Peter Ujfalusiecb7dec2015-12-09 10:18:10 +02002009 memcpy_ch = devm_kcalloc(dev, nelm + 1, sizeof(s32),
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002010 GFP_KERNEL);
2011 if (!memcpy_ch)
2012 return ERR_PTR(-ENOMEM);
2013
Peter Ujfalusiecb7dec2015-12-09 10:18:10 +02002014 ret = of_property_read_u32_array(dev->of_node, pname,
2015 (u32 *)memcpy_ch, nelm);
Peter Ujfalusi966a87b2015-10-16 10:18:07 +03002016 if (ret)
2017 return ERR_PTR(ret);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002018
2019 memcpy_ch[nelm] = -1;
2020 info->memcpy_channels = memcpy_ch;
2021 }
2022
2023 prop = of_find_property(dev->of_node, "ti,edma-reserved-slot-ranges",
2024 &sz);
2025 if (prop) {
2026 const char pname[] = "ti,edma-reserved-slot-ranges";
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002027 u32 (*tmp)[2];
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002028 s16 (*rsv_slots)[2];
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002029 size_t nelm = sz / sizeof(*tmp);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002030 struct edma_rsv_info *rsv_info;
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002031 int i;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002032
2033 if (!nelm)
2034 return info;
2035
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002036 tmp = kcalloc(nelm, sizeof(*tmp), GFP_KERNEL);
2037 if (!tmp)
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002038 return ERR_PTR(-ENOMEM);
2039
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002040 rsv_info = devm_kzalloc(dev, sizeof(*rsv_info), GFP_KERNEL);
2041 if (!rsv_info) {
2042 kfree(tmp);
2043 return ERR_PTR(-ENOMEM);
2044 }
2045
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002046 rsv_slots = devm_kcalloc(dev, nelm + 1, sizeof(*rsv_slots),
2047 GFP_KERNEL);
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002048 if (!rsv_slots) {
2049 kfree(tmp);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002050 return ERR_PTR(-ENOMEM);
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002051 }
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002052
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002053 ret = of_property_read_u32_array(dev->of_node, pname,
2054 (u32 *)tmp, nelm * 2);
2055 if (ret) {
2056 kfree(tmp);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002057 return ERR_PTR(ret);
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002058 }
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002059
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002060 for (i = 0; i < nelm; i++) {
2061 rsv_slots[i][0] = tmp[i][0];
2062 rsv_slots[i][1] = tmp[i][1];
2063 }
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002064 rsv_slots[nelm][0] = -1;
2065 rsv_slots[nelm][1] = -1;
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002066
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002067 info->rsv = rsv_info;
2068 info->rsv->rsv_slots = (const s16 (*)[2])rsv_slots;
Peter Ujfalusiae0add72015-12-09 10:18:11 +02002069
2070 kfree(tmp);
Peter Ujfalusi966a87b2015-10-16 10:18:07 +03002071 }
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002072
2073 return info;
2074}
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002075
2076static struct dma_chan *of_edma_xlate(struct of_phandle_args *dma_spec,
2077 struct of_dma *ofdma)
2078{
2079 struct edma_cc *ecc = ofdma->of_dma_data;
2080 struct dma_chan *chan = NULL;
2081 struct edma_chan *echan;
2082 int i;
2083
2084 if (!ecc || dma_spec->args_count < 1)
2085 return NULL;
2086
2087 for (i = 0; i < ecc->num_channels; i++) {
2088 echan = &ecc->slave_chans[i];
2089 if (echan->ch_num == dma_spec->args[0]) {
2090 chan = &echan->vchan.chan;
2091 break;
2092 }
2093 }
2094
2095 if (!chan)
2096 return NULL;
2097
2098 if (echan->ecc->legacy_mode && dma_spec->args_count == 1)
2099 goto out;
2100
2101 if (!echan->ecc->legacy_mode && dma_spec->args_count == 2 &&
2102 dma_spec->args[1] < echan->ecc->num_tc) {
2103 echan->tc = &echan->ecc->tc_list[dma_spec->args[1]];
2104 goto out;
2105 }
2106
2107 return NULL;
2108out:
2109 /* The channel is going to be used as HW synchronized */
2110 echan->hw_triggered = true;
2111 return dma_get_slave_channel(chan);
2112}
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002113#else
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002114static struct edma_soc_info *edma_setup_info_from_dt(struct device *dev,
2115 bool legacy_mode)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002116{
2117 return ERR_PTR(-EINVAL);
2118}
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002119
2120static struct dma_chan *of_edma_xlate(struct of_phandle_args *dma_spec,
2121 struct of_dma *ofdma)
2122{
2123 return NULL;
2124}
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002125#endif
2126
Bill Pemberton463a1f82012-11-19 13:22:55 -05002127static int edma_probe(struct platform_device *pdev)
Matt Porterc2dde5f2012-08-22 21:09:34 -04002128{
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002129 struct edma_soc_info *info = pdev->dev.platform_data;
2130 s8 (*queue_priority_mapping)[2];
2131 int i, off, ln;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002132 const s16 (*rsv_slots)[2];
2133 const s16 (*xbar_chans)[2];
2134 int irq;
2135 char *irq_name;
2136 struct resource *mem;
2137 struct device_node *node = pdev->dev.of_node;
2138 struct device *dev = &pdev->dev;
2139 struct edma_cc *ecc;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002140 bool legacy_mode = true;
Matt Porterc2dde5f2012-08-22 21:09:34 -04002141 int ret;
2142
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002143 if (node) {
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002144 const struct of_device_id *match;
2145
2146 match = of_match_node(edma_of_ids, node);
2147 if (match && (u32)match->data == EDMA_BINDING_TPCC)
2148 legacy_mode = false;
2149
2150 info = edma_setup_info_from_dt(dev, legacy_mode);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002151 if (IS_ERR(info)) {
2152 dev_err(dev, "failed to get DT data\n");
2153 return PTR_ERR(info);
2154 }
2155 }
2156
2157 if (!info)
2158 return -ENODEV;
2159
2160 pm_runtime_enable(dev);
2161 ret = pm_runtime_get_sync(dev);
2162 if (ret < 0) {
2163 dev_err(dev, "pm_runtime_get_sync() failed\n");
2164 return ret;
2165 }
2166
Peter Ujfalusi907f74a2015-10-14 14:42:56 +03002167 ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32));
Russell King94cb0e72013-06-27 13:45:16 +01002168 if (ret)
2169 return ret;
2170
Peter Ujfalusi907f74a2015-10-14 14:42:56 +03002171 ecc = devm_kzalloc(dev, sizeof(*ecc), GFP_KERNEL);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002172 if (!ecc) {
Peter Ujfalusi907f74a2015-10-14 14:42:56 +03002173 dev_err(dev, "Can't allocate controller\n");
Matt Porterc2dde5f2012-08-22 21:09:34 -04002174 return -ENOMEM;
2175 }
2176
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002177 ecc->dev = dev;
2178 ecc->id = pdev->id;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002179 ecc->legacy_mode = legacy_mode;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002180 /* When booting with DT the pdev->id is -1 */
2181 if (ecc->id < 0)
2182 ecc->id = 0;
Peter Ujfalusica304fa2015-10-14 14:42:49 +03002183
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002184 mem = platform_get_resource_byname(pdev, IORESOURCE_MEM, "edma3_cc");
2185 if (!mem) {
2186 dev_dbg(dev, "mem resource not found, using index 0\n");
2187 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2188 if (!mem) {
2189 dev_err(dev, "no mem resource?\n");
2190 return -ENODEV;
2191 }
2192 }
2193 ecc->base = devm_ioremap_resource(dev, mem);
2194 if (IS_ERR(ecc->base))
2195 return PTR_ERR(ecc->base);
Peter Ujfalusib2c843a2015-10-14 14:42:50 +03002196
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002197 platform_set_drvdata(pdev, ecc);
2198
2199 /* Get eDMA3 configuration from IP */
2200 ret = edma_setup_from_hw(dev, info, ecc);
2201 if (ret)
2202 return ret;
2203
Peter Ujfalusicb782052015-10-14 14:42:54 +03002204 /* Allocate memory based on the information we got from the IP */
2205 ecc->slave_chans = devm_kcalloc(dev, ecc->num_channels,
2206 sizeof(*ecc->slave_chans), GFP_KERNEL);
2207 if (!ecc->slave_chans)
2208 return -ENOMEM;
2209
Peter Ujfalusi7a73b132015-10-14 14:43:05 +03002210 ecc->slot_inuse = devm_kcalloc(dev, BITS_TO_LONGS(ecc->num_slots),
Peter Ujfalusicb782052015-10-14 14:42:54 +03002211 sizeof(unsigned long), GFP_KERNEL);
Peter Ujfalusi7a73b132015-10-14 14:43:05 +03002212 if (!ecc->slot_inuse)
Peter Ujfalusicb782052015-10-14 14:42:54 +03002213 return -ENOMEM;
2214
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002215 ecc->default_queue = info->default_queue;
2216
2217 for (i = 0; i < ecc->num_slots; i++)
2218 edma_write_slot(ecc, i, &dummy_paramset);
2219
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002220 if (info->rsv) {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002221 /* Set the reserved slots in inuse list */
2222 rsv_slots = info->rsv->rsv_slots;
2223 if (rsv_slots) {
2224 for (i = 0; rsv_slots[i][0] != -1; i++) {
2225 off = rsv_slots[i][0];
2226 ln = rsv_slots[i][1];
Peter Ujfalusi7a73b132015-10-14 14:43:05 +03002227 set_bits(off, ln, ecc->slot_inuse);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002228 }
2229 }
2230 }
2231
2232 /* Clear the xbar mapped channels in unused list */
2233 xbar_chans = info->xbar_chans;
2234 if (xbar_chans) {
2235 for (i = 0; xbar_chans[i][1] != -1; i++) {
2236 off = xbar_chans[i][1];
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002237 }
2238 }
2239
2240 irq = platform_get_irq_byname(pdev, "edma3_ccint");
2241 if (irq < 0 && node)
2242 irq = irq_of_parse_and_map(node, 0);
2243
2244 if (irq >= 0) {
2245 irq_name = devm_kasprintf(dev, GFP_KERNEL, "%s_ccint",
2246 dev_name(dev));
2247 ret = devm_request_irq(dev, irq, dma_irq_handler, 0, irq_name,
2248 ecc);
2249 if (ret) {
2250 dev_err(dev, "CCINT (%d) failed --> %d\n", irq, ret);
2251 return ret;
2252 }
2253 }
2254
2255 irq = platform_get_irq_byname(pdev, "edma3_ccerrint");
2256 if (irq < 0 && node)
2257 irq = irq_of_parse_and_map(node, 2);
2258
2259 if (irq >= 0) {
2260 irq_name = devm_kasprintf(dev, GFP_KERNEL, "%s_ccerrint",
2261 dev_name(dev));
2262 ret = devm_request_irq(dev, irq, dma_ccerr_handler, 0, irq_name,
2263 ecc);
2264 if (ret) {
2265 dev_err(dev, "CCERRINT (%d) failed --> %d\n", irq, ret);
2266 return ret;
2267 }
2268 }
2269
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03002270 ecc->dummy_slot = edma_alloc_slot(ecc, EDMA_SLOT_ANY);
2271 if (ecc->dummy_slot < 0) {
2272 dev_err(dev, "Can't allocate PaRAM dummy slot\n");
2273 return ecc->dummy_slot;
2274 }
2275
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002276 queue_priority_mapping = info->queue_priority_mapping;
2277
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002278 if (!ecc->legacy_mode) {
2279 int lowest_priority = 0;
2280 struct of_phandle_args tc_args;
2281
2282 ecc->tc_list = devm_kcalloc(dev, ecc->num_tc,
2283 sizeof(*ecc->tc_list), GFP_KERNEL);
2284 if (!ecc->tc_list)
2285 return -ENOMEM;
2286
2287 for (i = 0;; i++) {
2288 ret = of_parse_phandle_with_fixed_args(node, "ti,tptcs",
2289 1, i, &tc_args);
2290 if (ret || i == ecc->num_tc)
2291 break;
2292
2293 ecc->tc_list[i].node = tc_args.np;
2294 ecc->tc_list[i].id = i;
2295 queue_priority_mapping[i][1] = tc_args.args[0];
2296 if (queue_priority_mapping[i][1] > lowest_priority) {
2297 lowest_priority = queue_priority_mapping[i][1];
2298 info->default_queue = i;
2299 }
2300 }
2301 }
2302
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002303 /* Event queue priority mapping */
2304 for (i = 0; queue_priority_mapping[i][0] != -1; i++)
2305 edma_assign_priority_to_queue(ecc, queue_priority_mapping[i][0],
2306 queue_priority_mapping[i][1]);
2307
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002308 for (i = 0; i < ecc->num_region; i++) {
2309 edma_write_array2(ecc, EDMA_DRAE, i, 0, 0x0);
2310 edma_write_array2(ecc, EDMA_DRAE, i, 1, 0x0);
2311 edma_write_array(ecc, EDMA_QRAE, i, 0x0);
2312 }
2313 ecc->info = info;
2314
Peter Ujfalusi02f77ef2015-10-16 10:18:05 +03002315 /* Init the dma device and channels */
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002316 edma_dma_init(ecc, legacy_mode);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002317
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03002318 for (i = 0; i < ecc->num_channels; i++) {
2319 /* Assign all channels to the default queue */
Peter Ujfalusif9425de2015-10-16 10:18:03 +03002320 edma_assign_channel_eventq(&ecc->slave_chans[i],
2321 info->default_queue);
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03002322 /* Set entry slot to the dummy slot */
2323 edma_set_chmap(&ecc->slave_chans[i], ecc->dummy_slot);
2324 }
2325
Peter Ujfalusi23e67232015-12-14 22:47:41 +02002326 ecc->dma_slave.filter.map = info->slave_map;
2327 ecc->dma_slave.filter.mapcnt = info->slavecnt;
2328 ecc->dma_slave.filter.fn = edma_filter_fn;
2329
Matt Porterc2dde5f2012-08-22 21:09:34 -04002330 ret = dma_async_device_register(&ecc->dma_slave);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002331 if (ret) {
2332 dev_err(dev, "slave ddev registration failed (%d)\n", ret);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002333 goto err_reg1;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002334 }
2335
2336 if (ecc->dma_memcpy) {
2337 ret = dma_async_device_register(ecc->dma_memcpy);
2338 if (ret) {
2339 dev_err(dev, "memcpy ddev registration failed (%d)\n",
2340 ret);
2341 dma_async_device_unregister(&ecc->dma_slave);
2342 goto err_reg1;
2343 }
2344 }
Matt Porterc2dde5f2012-08-22 21:09:34 -04002345
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002346 if (node)
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002347 of_dma_controller_register(node, of_edma_xlate, ecc);
Peter Ujfalusidc9b60552015-10-14 14:42:47 +03002348
Peter Ujfalusi907f74a2015-10-14 14:42:56 +03002349 dev_info(dev, "TI EDMA DMA engine driver\n");
Matt Porterc2dde5f2012-08-22 21:09:34 -04002350
2351 return 0;
2352
2353err_reg1:
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002354 edma_free_slot(ecc, ecc->dummy_slot);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002355 return ret;
2356}
2357
Greg Kroah-Hartman4bf27b82012-12-21 15:09:59 -08002358static int edma_remove(struct platform_device *pdev)
Matt Porterc2dde5f2012-08-22 21:09:34 -04002359{
2360 struct device *dev = &pdev->dev;
2361 struct edma_cc *ecc = dev_get_drvdata(dev);
2362
Peter Ujfalusi907f74a2015-10-14 14:42:56 +03002363 if (dev->of_node)
2364 of_dma_controller_free(dev->of_node);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002365 dma_async_device_unregister(&ecc->dma_slave);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002366 if (ecc->dma_memcpy)
2367 dma_async_device_unregister(ecc->dma_memcpy);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002368 edma_free_slot(ecc, ecc->dummy_slot);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002369
2370 return 0;
2371}
2372
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002373#ifdef CONFIG_PM_SLEEP
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002374static int edma_pm_suspend(struct device *dev)
2375{
2376 struct edma_cc *ecc = dev_get_drvdata(dev);
2377 struct edma_chan *echan = ecc->slave_chans;
2378 int i;
2379
2380 for (i = 0; i < ecc->num_channels; i++) {
2381 if (echan[i].alloced) {
2382 edma_setup_interrupt(&echan[i], false);
2383 edma_tc_set_pm_state(echan[i].tc, false);
2384 }
2385 }
2386
2387 return 0;
2388}
2389
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002390static int edma_pm_resume(struct device *dev)
2391{
2392 struct edma_cc *ecc = dev_get_drvdata(dev);
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03002393 struct edma_chan *echan = ecc->slave_chans;
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002394 int i;
2395 s8 (*queue_priority_mapping)[2];
2396
2397 queue_priority_mapping = ecc->info->queue_priority_mapping;
2398
2399 /* Event queue priority mapping */
2400 for (i = 0; queue_priority_mapping[i][0] != -1; i++)
2401 edma_assign_priority_to_queue(ecc, queue_priority_mapping[i][0],
2402 queue_priority_mapping[i][1]);
2403
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002404 for (i = 0; i < ecc->num_channels; i++) {
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03002405 if (echan[i].alloced) {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002406 /* ensure access through shadow region 0 */
2407 edma_or_array2(ecc, EDMA_DRAE, 0, i >> 5,
2408 BIT(i & 0x1f));
2409
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03002410 edma_setup_interrupt(&echan[i], true);
Peter Ujfalusie4e886c2015-10-14 14:43:06 +03002411
2412 /* Set up channel -> slot mapping for the entry slot */
Peter Ujfalusi34cf3012015-10-16 10:18:01 +03002413 edma_set_chmap(&echan[i], echan[i].slot[0]);
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002414
2415 edma_tc_set_pm_state(echan[i].tc, true);
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002416 }
2417 }
2418
2419 return 0;
2420}
2421#endif
2422
2423static const struct dev_pm_ops edma_pm_ops = {
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002424 SET_LATE_SYSTEM_SLEEP_PM_OPS(edma_pm_suspend, edma_pm_resume)
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002425};
2426
Matt Porterc2dde5f2012-08-22 21:09:34 -04002427static struct platform_driver edma_driver = {
2428 .probe = edma_probe,
Bill Pembertona7d6e3e2012-11-19 13:20:04 -05002429 .remove = edma_remove,
Matt Porterc2dde5f2012-08-22 21:09:34 -04002430 .driver = {
Peter Ujfalusi2b6b3b72015-10-14 14:42:53 +03002431 .name = "edma",
2432 .pm = &edma_pm_ops,
2433 .of_match_table = edma_of_ids,
Matt Porterc2dde5f2012-08-22 21:09:34 -04002434 },
2435};
2436
Peter Ujfalusi4fa2d092015-12-16 15:19:05 +02002437static int edma_tptc_probe(struct platform_device *pdev)
2438{
2439 return 0;
2440}
2441
Peter Ujfalusi34635b1a2015-11-02 15:21:40 +02002442static struct platform_driver edma_tptc_driver = {
Peter Ujfalusi4fa2d092015-12-16 15:19:05 +02002443 .probe = edma_tptc_probe,
Peter Ujfalusi34635b1a2015-11-02 15:21:40 +02002444 .driver = {
2445 .name = "edma3-tptc",
2446 .of_match_table = edma_tptc_of_ids,
2447 },
2448};
2449
Matt Porterc2dde5f2012-08-22 21:09:34 -04002450bool edma_filter_fn(struct dma_chan *chan, void *param)
2451{
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002452 bool match = false;
2453
Matt Porterc2dde5f2012-08-22 21:09:34 -04002454 if (chan->device->dev->driver == &edma_driver.driver) {
2455 struct edma_chan *echan = to_edma_chan(chan);
2456 unsigned ch_req = *(unsigned *)param;
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002457 if (ch_req == echan->ch_num) {
2458 /* The channel is going to be used as HW synchronized */
2459 echan->hw_triggered = true;
2460 match = true;
2461 }
Matt Porterc2dde5f2012-08-22 21:09:34 -04002462 }
Peter Ujfalusi1be53362015-10-16 10:18:10 +03002463 return match;
Matt Porterc2dde5f2012-08-22 21:09:34 -04002464}
2465EXPORT_SYMBOL(edma_filter_fn);
2466
Matt Porterc2dde5f2012-08-22 21:09:34 -04002467static int edma_init(void)
2468{
Peter Ujfalusi34635b1a2015-11-02 15:21:40 +02002469 int ret;
2470
2471 ret = platform_driver_register(&edma_tptc_driver);
2472 if (ret)
2473 return ret;
2474
Arnd Bergmann5305e4d2014-10-24 18:14:01 +02002475 return platform_driver_register(&edma_driver);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002476}
2477subsys_initcall(edma_init);
2478
2479static void __exit edma_exit(void)
2480{
Matt Porterc2dde5f2012-08-22 21:09:34 -04002481 platform_driver_unregister(&edma_driver);
Peter Ujfalusi34635b1a2015-11-02 15:21:40 +02002482 platform_driver_unregister(&edma_tptc_driver);
Matt Porterc2dde5f2012-08-22 21:09:34 -04002483}
2484module_exit(edma_exit);
2485
Josh Boyerd71505b2013-09-04 10:32:50 -04002486MODULE_AUTHOR("Matt Porter <matt.porter@linaro.org>");
Matt Porterc2dde5f2012-08-22 21:09:34 -04002487MODULE_DESCRIPTION("TI EDMA DMA engine driver");
2488MODULE_LICENSE("GPL v2");