Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 1 | /* |
| 2 | * Copyright 2012 Red Hat Inc. |
| 3 | * |
| 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| 5 | * copy of this software and associated documentation files (the "Software"), |
| 6 | * to deal in the Software without restriction, including without limitation |
| 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| 9 | * Software is furnished to do so, subject to the following conditions: |
| 10 | * |
| 11 | * The above copyright notice and this permission notice shall be included in |
| 12 | * all copies or substantial portions of the Software. |
| 13 | * |
| 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| 17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| 18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| 21 | * |
| 22 | * Authors: Ben Skeggs |
| 23 | */ |
| 24 | |
| 25 | #include <subdev/device.h> |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 26 | #include <subdev/bios.h> |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 27 | #include <subdev/gpio.h> |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 28 | #include <subdev/i2c.h> |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 29 | #include <subdev/clock.h> |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 30 | #include <subdev/mxm.h> |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 31 | #include <subdev/devinit.h> |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 32 | #include <subdev/mc.h> |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 33 | #include <subdev/timer.h> |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 34 | #include <subdev/fb.h> |
| 35 | #include <subdev/ltcg.h> |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 36 | #include <subdev/instmem.h> |
| 37 | #include <subdev/vm.h> |
| 38 | #include <subdev/bar.h> |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 39 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 40 | #include <engine/dmaobj.h> |
| 41 | #include <engine/fifo.h> |
| 42 | #include <engine/software.h> |
| 43 | #include <engine/graph.h> |
| 44 | #include <engine/vp.h> |
| 45 | #include <engine/bsp.h> |
| 46 | #include <engine/ppp.h> |
| 47 | #include <engine/copy.h> |
| 48 | #include <engine/disp.h> |
| 49 | |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 50 | int |
| 51 | nvc0_identify(struct nouveau_device *device) |
| 52 | { |
| 53 | switch (device->chipset) { |
| 54 | case 0xc0: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 55 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 56 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nv50_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 57 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 58 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 59 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 60 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 61 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 62 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 63 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 64 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 65 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 66 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 67 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 68 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 69 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 70 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 71 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 72 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 73 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 74 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 75 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 76 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass; |
| 77 | device->oclass[NVDEV_ENGINE_DISP ] = &nv50_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 78 | break; |
| 79 | case 0xc4: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 80 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 81 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nv50_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 82 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 83 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 84 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 85 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 86 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 87 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 88 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 89 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 90 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 91 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 92 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 93 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 94 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 95 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 96 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 97 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 98 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 99 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 100 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 101 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass; |
| 102 | device->oclass[NVDEV_ENGINE_DISP ] = &nv50_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 103 | break; |
| 104 | case 0xc3: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 105 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 106 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nv50_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 107 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 108 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 109 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 110 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 111 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 112 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 113 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 114 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 115 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 116 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 117 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 118 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 119 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 120 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 121 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 122 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 123 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 124 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 125 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 126 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass; |
| 127 | device->oclass[NVDEV_ENGINE_DISP ] = &nv50_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 128 | break; |
| 129 | case 0xce: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 130 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 131 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nv50_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 132 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 133 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 134 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 135 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 136 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 137 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 138 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 139 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 140 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 141 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 142 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 143 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 144 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 145 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 146 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 147 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 148 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 149 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 150 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 151 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass; |
| 152 | device->oclass[NVDEV_ENGINE_DISP ] = &nv50_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 153 | break; |
| 154 | case 0xcf: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 155 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 156 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nv50_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 157 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 158 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 159 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 160 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 161 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 162 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 163 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 164 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 165 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 166 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 167 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 168 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 169 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 170 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 171 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 172 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 173 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 174 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 175 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 176 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass; |
| 177 | device->oclass[NVDEV_ENGINE_DISP ] = &nv50_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 178 | break; |
| 179 | case 0xc1: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 180 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 181 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nv50_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 182 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 183 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 184 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 185 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 186 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 187 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 188 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 189 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 190 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 191 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 192 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 193 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 194 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 195 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 196 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 197 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 198 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 199 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 200 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 201 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass; |
| 202 | device->oclass[NVDEV_ENGINE_DISP ] = &nv50_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 203 | break; |
| 204 | case 0xc8: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 205 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 206 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nv50_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 207 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 208 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 209 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 210 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 211 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 212 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 213 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 214 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 215 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 216 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 217 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 218 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 219 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 220 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 221 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 222 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 223 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 224 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 225 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 226 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass; |
| 227 | device->oclass[NVDEV_ENGINE_DISP ] = &nv50_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 228 | break; |
| 229 | case 0xd9: |
Ben Skeggs | 70c0f26 | 2012-07-10 10:49:22 +1000 | [diff] [blame] | 230 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
Ben Skeggs | e0996ae | 2012-07-10 12:20:17 +1000 | [diff] [blame] | 231 | device->oclass[NVDEV_SUBDEV_GPIO ] = &nvd0_gpio_oclass; |
Ben Skeggs | 4196faa | 2012-07-10 14:36:38 +1000 | [diff] [blame] | 232 | device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass; |
Ben Skeggs | 8aceb7d | 2012-07-10 16:45:24 +1000 | [diff] [blame] | 233 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass; |
Ben Skeggs | d38ac52 | 2012-07-22 16:41:26 +1000 | [diff] [blame^] | 234 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
Ben Skeggs | cb75d97 | 2012-07-11 10:44:20 +1000 | [diff] [blame] | 235 | device->oclass[NVDEV_SUBDEV_DEVINIT] = &nv50_devinit_oclass; |
Ben Skeggs | 7d9115d | 2012-07-11 15:58:56 +1000 | [diff] [blame] | 236 | device->oclass[NVDEV_SUBDEV_MC ] = &nvc0_mc_oclass; |
Ben Skeggs | 5a5c743 | 2012-07-11 16:08:25 +1000 | [diff] [blame] | 237 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
Ben Skeggs | 861d210 | 2012-07-11 19:05:01 +1000 | [diff] [blame] | 238 | device->oclass[NVDEV_SUBDEV_FB ] = &nvc0_fb_oclass; |
| 239 | device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass; |
Ben Skeggs | 3863c9b | 2012-07-14 19:09:17 +1000 | [diff] [blame] | 240 | device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass; |
| 241 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
| 242 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 243 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvc0_dmaeng_oclass; |
| 244 | device->oclass[NVDEV_ENGINE_FIFO ] = &nvc0_fifo_oclass; |
| 245 | device->oclass[NVDEV_ENGINE_SW ] = &nvc0_software_oclass; |
| 246 | device->oclass[NVDEV_ENGINE_GR ] = &nvc0_graph_oclass; |
| 247 | device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass; |
| 248 | device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass; |
| 249 | device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass; |
| 250 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass; |
| 251 | device->oclass[NVDEV_ENGINE_DISP ] = &nvd0_disp_oclass; |
Ben Skeggs | 9274f4a | 2012-07-06 07:36:43 +1000 | [diff] [blame] | 252 | break; |
| 253 | default: |
| 254 | nv_fatal(device, "unknown Fermi chipset\n"); |
| 255 | return -EINVAL; |
| 256 | } |
| 257 | |
| 258 | return 0; |
| 259 | } |