Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 1 | /* |
| 2 | * Freescale ALSA SoC Digital Audio Interface (SAI) driver. |
| 3 | * |
| 4 | * Copyright 2012-2013 Freescale Semiconductor, Inc. |
| 5 | * |
| 6 | * This program is free software, you can redistribute it and/or modify it |
| 7 | * under the terms of the GNU General Public License as published by the |
| 8 | * Free Software Foundation, either version 2 of the License, or(at your |
| 9 | * option) any later version. |
| 10 | * |
| 11 | */ |
| 12 | |
| 13 | #include <linux/clk.h> |
| 14 | #include <linux/delay.h> |
| 15 | #include <linux/dmaengine.h> |
| 16 | #include <linux/module.h> |
| 17 | #include <linux/of_address.h> |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 18 | #include <linux/regmap.h> |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 19 | #include <linux/slab.h> |
| 20 | #include <sound/core.h> |
| 21 | #include <sound/dmaengine_pcm.h> |
| 22 | #include <sound/pcm_params.h> |
| 23 | |
| 24 | #include "fsl_sai.h" |
| 25 | |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 26 | #define FSL_SAI_FLAGS (FSL_SAI_CSR_SEIE |\ |
| 27 | FSL_SAI_CSR_FEIE) |
| 28 | |
| 29 | static irqreturn_t fsl_sai_isr(int irq, void *devid) |
| 30 | { |
| 31 | struct fsl_sai *sai = (struct fsl_sai *)devid; |
| 32 | struct device *dev = &sai->pdev->dev; |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 33 | u32 flags, xcsr, mask; |
| 34 | bool irq_none = true; |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 35 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 36 | /* |
| 37 | * Both IRQ status bits and IRQ mask bits are in the xCSR but |
| 38 | * different shifts. And we here create a mask only for those |
| 39 | * IRQs that we activated. |
| 40 | */ |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 41 | mask = (FSL_SAI_FLAGS >> FSL_SAI_CSR_xIE_SHIFT) << FSL_SAI_CSR_xF_SHIFT; |
| 42 | |
| 43 | /* Tx IRQ */ |
| 44 | regmap_read(sai->regmap, FSL_SAI_TCSR, &xcsr); |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 45 | flags = xcsr & mask; |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 46 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 47 | if (flags) |
| 48 | irq_none = false; |
| 49 | else |
| 50 | goto irq_rx; |
| 51 | |
| 52 | if (flags & FSL_SAI_CSR_WSF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 53 | dev_dbg(dev, "isr: Start of Tx word detected\n"); |
| 54 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 55 | if (flags & FSL_SAI_CSR_SEF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 56 | dev_warn(dev, "isr: Tx Frame sync error detected\n"); |
| 57 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 58 | if (flags & FSL_SAI_CSR_FEF) { |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 59 | dev_warn(dev, "isr: Transmit underrun detected\n"); |
| 60 | /* FIFO reset for safety */ |
| 61 | xcsr |= FSL_SAI_CSR_FR; |
| 62 | } |
| 63 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 64 | if (flags & FSL_SAI_CSR_FWF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 65 | dev_dbg(dev, "isr: Enabled transmit FIFO is empty\n"); |
| 66 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 67 | if (flags & FSL_SAI_CSR_FRF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 68 | dev_dbg(dev, "isr: Transmit FIFO watermark has been reached\n"); |
| 69 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 70 | flags &= FSL_SAI_CSR_xF_W_MASK; |
| 71 | xcsr &= ~FSL_SAI_CSR_xF_MASK; |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 72 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 73 | if (flags) |
| 74 | regmap_write(sai->regmap, FSL_SAI_TCSR, flags | xcsr); |
| 75 | |
| 76 | irq_rx: |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 77 | /* Rx IRQ */ |
| 78 | regmap_read(sai->regmap, FSL_SAI_RCSR, &xcsr); |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 79 | flags = xcsr & mask; |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 80 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 81 | if (flags) |
| 82 | irq_none = false; |
| 83 | else |
| 84 | goto out; |
| 85 | |
| 86 | if (flags & FSL_SAI_CSR_WSF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 87 | dev_dbg(dev, "isr: Start of Rx word detected\n"); |
| 88 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 89 | if (flags & FSL_SAI_CSR_SEF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 90 | dev_warn(dev, "isr: Rx Frame sync error detected\n"); |
| 91 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 92 | if (flags & FSL_SAI_CSR_FEF) { |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 93 | dev_warn(dev, "isr: Receive overflow detected\n"); |
| 94 | /* FIFO reset for safety */ |
| 95 | xcsr |= FSL_SAI_CSR_FR; |
| 96 | } |
| 97 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 98 | if (flags & FSL_SAI_CSR_FWF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 99 | dev_dbg(dev, "isr: Enabled receive FIFO is full\n"); |
| 100 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 101 | if (flags & FSL_SAI_CSR_FRF) |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 102 | dev_dbg(dev, "isr: Receive FIFO watermark has been reached\n"); |
| 103 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 104 | flags &= FSL_SAI_CSR_xF_W_MASK; |
| 105 | xcsr &= ~FSL_SAI_CSR_xF_MASK; |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 106 | |
Nicolin Chen | 413312a | 2014-03-28 19:39:25 +0800 | [diff] [blame] | 107 | if (flags) |
| 108 | regmap_write(sai->regmap, FSL_SAI_TCSR, flags | xcsr); |
| 109 | |
| 110 | out: |
| 111 | if (irq_none) |
| 112 | return IRQ_NONE; |
| 113 | else |
| 114 | return IRQ_HANDLED; |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 115 | } |
| 116 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 117 | static int fsl_sai_set_dai_sysclk_tr(struct snd_soc_dai *cpu_dai, |
| 118 | int clk_id, unsigned int freq, int fsl_dir) |
| 119 | { |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 120 | struct fsl_sai *sai = snd_soc_dai_get_drvdata(cpu_dai); |
Nicolin Chen | 4e3a99f | 2013-12-20 16:41:05 +0800 | [diff] [blame] | 121 | u32 val_cr2, reg_cr2; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 122 | |
| 123 | if (fsl_dir == FSL_FMT_TRANSMITTER) |
| 124 | reg_cr2 = FSL_SAI_TCR2; |
| 125 | else |
| 126 | reg_cr2 = FSL_SAI_RCR2; |
| 127 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 128 | regmap_read(sai->regmap, reg_cr2, &val_cr2); |
| 129 | |
Xiubo Li | 633ff8f | 2014-01-08 16:13:05 +0800 | [diff] [blame] | 130 | val_cr2 &= ~FSL_SAI_CR2_MSEL_MASK; |
| 131 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 132 | switch (clk_id) { |
| 133 | case FSL_SAI_CLK_BUS: |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 134 | val_cr2 |= FSL_SAI_CR2_MSEL_BUS; |
| 135 | break; |
| 136 | case FSL_SAI_CLK_MAST1: |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 137 | val_cr2 |= FSL_SAI_CR2_MSEL_MCLK1; |
| 138 | break; |
| 139 | case FSL_SAI_CLK_MAST2: |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 140 | val_cr2 |= FSL_SAI_CR2_MSEL_MCLK2; |
| 141 | break; |
| 142 | case FSL_SAI_CLK_MAST3: |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 143 | val_cr2 |= FSL_SAI_CR2_MSEL_MCLK3; |
| 144 | break; |
| 145 | default: |
| 146 | return -EINVAL; |
| 147 | } |
Xiubo Li | 633ff8f | 2014-01-08 16:13:05 +0800 | [diff] [blame] | 148 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 149 | regmap_write(sai->regmap, reg_cr2, val_cr2); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 150 | |
| 151 | return 0; |
| 152 | } |
| 153 | |
| 154 | static int fsl_sai_set_dai_sysclk(struct snd_soc_dai *cpu_dai, |
| 155 | int clk_id, unsigned int freq, int dir) |
| 156 | { |
Nicolin Chen | 4e3a99f | 2013-12-20 16:41:05 +0800 | [diff] [blame] | 157 | int ret; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 158 | |
| 159 | if (dir == SND_SOC_CLOCK_IN) |
| 160 | return 0; |
| 161 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 162 | ret = fsl_sai_set_dai_sysclk_tr(cpu_dai, clk_id, freq, |
| 163 | FSL_FMT_TRANSMITTER); |
| 164 | if (ret) { |
Nicolin Chen | 190af12 | 2013-12-20 16:41:04 +0800 | [diff] [blame] | 165 | dev_err(cpu_dai->dev, "Cannot set tx sysclk: %d\n", ret); |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 166 | return ret; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 167 | } |
| 168 | |
| 169 | ret = fsl_sai_set_dai_sysclk_tr(cpu_dai, clk_id, freq, |
| 170 | FSL_FMT_RECEIVER); |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 171 | if (ret) |
Nicolin Chen | 190af12 | 2013-12-20 16:41:04 +0800 | [diff] [blame] | 172 | dev_err(cpu_dai->dev, "Cannot set rx sysclk: %d\n", ret); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 173 | |
Nicolin Chen | 1fb2d9d | 2013-12-20 16:41:00 +0800 | [diff] [blame] | 174 | return ret; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 175 | } |
| 176 | |
| 177 | static int fsl_sai_set_dai_fmt_tr(struct snd_soc_dai *cpu_dai, |
| 178 | unsigned int fmt, int fsl_dir) |
| 179 | { |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 180 | struct fsl_sai *sai = snd_soc_dai_get_drvdata(cpu_dai); |
Xiubo Li | e5d0fa9 | 2013-12-25 12:40:04 +0800 | [diff] [blame] | 181 | u32 val_cr2, val_cr4, reg_cr2, reg_cr4; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 182 | |
| 183 | if (fsl_dir == FSL_FMT_TRANSMITTER) { |
| 184 | reg_cr2 = FSL_SAI_TCR2; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 185 | reg_cr4 = FSL_SAI_TCR4; |
| 186 | } else { |
| 187 | reg_cr2 = FSL_SAI_RCR2; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 188 | reg_cr4 = FSL_SAI_RCR4; |
| 189 | } |
| 190 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 191 | regmap_read(sai->regmap, reg_cr2, &val_cr2); |
| 192 | regmap_read(sai->regmap, reg_cr4, &val_cr4); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 193 | |
| 194 | if (sai->big_endian_data) |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 195 | val_cr4 &= ~FSL_SAI_CR4_MF; |
Xiubo Li | 72aa62b | 2013-12-31 15:33:22 +0800 | [diff] [blame] | 196 | else |
| 197 | val_cr4 |= FSL_SAI_CR4_MF; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 198 | |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 199 | /* DAI mode */ |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 200 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { |
| 201 | case SND_SOC_DAIFMT_I2S: |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 202 | /* |
| 203 | * Frame low, 1clk before data, one word length for frame sync, |
| 204 | * frame sync starts one serial clock cycle earlier, |
| 205 | * that is, together with the last bit of the previous |
| 206 | * data word. |
| 207 | */ |
Nicolin Chen | ef33bc3 | 2014-04-04 15:09:47 +0800 | [diff] [blame] | 208 | val_cr2 |= FSL_SAI_CR2_BCP; |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 209 | val_cr4 |= FSL_SAI_CR4_FSE | FSL_SAI_CR4_FSP; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 210 | break; |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 211 | case SND_SOC_DAIFMT_LEFT_J: |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 212 | /* |
| 213 | * Frame high, one word length for frame sync, |
| 214 | * frame sync asserts with the first bit of the frame. |
| 215 | */ |
Nicolin Chen | ef33bc3 | 2014-04-04 15:09:47 +0800 | [diff] [blame] | 216 | val_cr2 |= FSL_SAI_CR2_BCP; |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 217 | val_cr4 &= ~(FSL_SAI_CR4_FSE | FSL_SAI_CR4_FSP); |
| 218 | break; |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 219 | case SND_SOC_DAIFMT_DSP_A: |
| 220 | /* |
| 221 | * Frame high, 1clk before data, one bit for frame sync, |
| 222 | * frame sync starts one serial clock cycle earlier, |
| 223 | * that is, together with the last bit of the previous |
| 224 | * data word. |
| 225 | */ |
Nicolin Chen | ef33bc3 | 2014-04-04 15:09:47 +0800 | [diff] [blame] | 226 | val_cr2 |= FSL_SAI_CR2_BCP; |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 227 | val_cr4 &= ~FSL_SAI_CR4_FSP; |
| 228 | val_cr4 |= FSL_SAI_CR4_FSE; |
| 229 | sai->is_dsp_mode = true; |
| 230 | break; |
| 231 | case SND_SOC_DAIFMT_DSP_B: |
| 232 | /* |
| 233 | * Frame high, one bit for frame sync, |
| 234 | * frame sync asserts with the first bit of the frame. |
| 235 | */ |
Nicolin Chen | ef33bc3 | 2014-04-04 15:09:47 +0800 | [diff] [blame] | 236 | val_cr2 |= FSL_SAI_CR2_BCP; |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 237 | val_cr4 &= ~(FSL_SAI_CR4_FSE | FSL_SAI_CR4_FSP); |
| 238 | sai->is_dsp_mode = true; |
| 239 | break; |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 240 | case SND_SOC_DAIFMT_RIGHT_J: |
| 241 | /* To be done */ |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 242 | default: |
| 243 | return -EINVAL; |
| 244 | } |
| 245 | |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 246 | /* DAI clock inversion */ |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 247 | switch (fmt & SND_SOC_DAIFMT_INV_MASK) { |
| 248 | case SND_SOC_DAIFMT_IB_IF: |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 249 | /* Invert both clocks */ |
| 250 | val_cr2 ^= FSL_SAI_CR2_BCP; |
| 251 | val_cr4 ^= FSL_SAI_CR4_FSP; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 252 | break; |
| 253 | case SND_SOC_DAIFMT_IB_NF: |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 254 | /* Invert bit clock */ |
| 255 | val_cr2 ^= FSL_SAI_CR2_BCP; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 256 | break; |
| 257 | case SND_SOC_DAIFMT_NB_IF: |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 258 | /* Invert frame clock */ |
| 259 | val_cr4 ^= FSL_SAI_CR4_FSP; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 260 | break; |
| 261 | case SND_SOC_DAIFMT_NB_NF: |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 262 | /* Nothing to do for both normal cases */ |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 263 | break; |
| 264 | default: |
| 265 | return -EINVAL; |
| 266 | } |
| 267 | |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 268 | /* DAI clock master masks */ |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 269 | switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { |
| 270 | case SND_SOC_DAIFMT_CBS_CFS: |
| 271 | val_cr2 |= FSL_SAI_CR2_BCD_MSTR; |
| 272 | val_cr4 |= FSL_SAI_CR4_FSD_MSTR; |
| 273 | break; |
| 274 | case SND_SOC_DAIFMT_CBM_CFM: |
| 275 | val_cr2 &= ~FSL_SAI_CR2_BCD_MSTR; |
| 276 | val_cr4 &= ~FSL_SAI_CR4_FSD_MSTR; |
| 277 | break; |
Xiubo Li | 13cde09 | 2014-02-25 17:54:51 +0800 | [diff] [blame] | 278 | case SND_SOC_DAIFMT_CBS_CFM: |
| 279 | val_cr2 |= FSL_SAI_CR2_BCD_MSTR; |
| 280 | val_cr4 &= ~FSL_SAI_CR4_FSD_MSTR; |
| 281 | break; |
| 282 | case SND_SOC_DAIFMT_CBM_CFS: |
| 283 | val_cr2 &= ~FSL_SAI_CR2_BCD_MSTR; |
| 284 | val_cr4 |= FSL_SAI_CR4_FSD_MSTR; |
| 285 | break; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 286 | default: |
| 287 | return -EINVAL; |
| 288 | } |
| 289 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 290 | regmap_write(sai->regmap, reg_cr2, val_cr2); |
| 291 | regmap_write(sai->regmap, reg_cr4, val_cr4); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 292 | |
| 293 | return 0; |
| 294 | } |
| 295 | |
| 296 | static int fsl_sai_set_dai_fmt(struct snd_soc_dai *cpu_dai, unsigned int fmt) |
| 297 | { |
Nicolin Chen | 4e3a99f | 2013-12-20 16:41:05 +0800 | [diff] [blame] | 298 | int ret; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 299 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 300 | ret = fsl_sai_set_dai_fmt_tr(cpu_dai, fmt, FSL_FMT_TRANSMITTER); |
| 301 | if (ret) { |
Nicolin Chen | 190af12 | 2013-12-20 16:41:04 +0800 | [diff] [blame] | 302 | dev_err(cpu_dai->dev, "Cannot set tx format: %d\n", ret); |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 303 | return ret; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 304 | } |
| 305 | |
| 306 | ret = fsl_sai_set_dai_fmt_tr(cpu_dai, fmt, FSL_FMT_RECEIVER); |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 307 | if (ret) |
Nicolin Chen | 190af12 | 2013-12-20 16:41:04 +0800 | [diff] [blame] | 308 | dev_err(cpu_dai->dev, "Cannot set rx format: %d\n", ret); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 309 | |
Nicolin Chen | 1fb2d9d | 2013-12-20 16:41:00 +0800 | [diff] [blame] | 310 | return ret; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 311 | } |
| 312 | |
| 313 | static int fsl_sai_hw_params(struct snd_pcm_substream *substream, |
| 314 | struct snd_pcm_hw_params *params, |
| 315 | struct snd_soc_dai *cpu_dai) |
| 316 | { |
Nicolin Chen | 4e3a99f | 2013-12-20 16:41:05 +0800 | [diff] [blame] | 317 | struct fsl_sai *sai = snd_soc_dai_get_drvdata(cpu_dai); |
Nicolin Chen | 1d70030 | 2013-12-20 16:41:01 +0800 | [diff] [blame] | 318 | u32 val_cr4, val_cr5, val_mr, reg_cr4, reg_cr5, reg_mr; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 319 | unsigned int channels = params_channels(params); |
Nicolin Chen | 1d70030 | 2013-12-20 16:41:01 +0800 | [diff] [blame] | 320 | u32 word_width = snd_pcm_format_width(params_format(params)); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 321 | |
| 322 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) { |
| 323 | reg_cr4 = FSL_SAI_TCR4; |
| 324 | reg_cr5 = FSL_SAI_TCR5; |
| 325 | reg_mr = FSL_SAI_TMR; |
| 326 | } else { |
| 327 | reg_cr4 = FSL_SAI_RCR4; |
| 328 | reg_cr5 = FSL_SAI_RCR5; |
| 329 | reg_mr = FSL_SAI_RMR; |
| 330 | } |
| 331 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 332 | regmap_read(sai->regmap, reg_cr4, &val_cr4); |
| 333 | regmap_read(sai->regmap, reg_cr4, &val_cr5); |
| 334 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 335 | val_cr4 &= ~FSL_SAI_CR4_SYWD_MASK; |
| 336 | val_cr4 &= ~FSL_SAI_CR4_FRSZ_MASK; |
| 337 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 338 | val_cr5 &= ~FSL_SAI_CR5_WNW_MASK; |
| 339 | val_cr5 &= ~FSL_SAI_CR5_W0W_MASK; |
| 340 | val_cr5 &= ~FSL_SAI_CR5_FBT_MASK; |
| 341 | |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 342 | if (!sai->is_dsp_mode) |
| 343 | val_cr4 |= FSL_SAI_CR4_SYWD(word_width); |
| 344 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 345 | val_cr5 |= FSL_SAI_CR5_WNW(word_width); |
| 346 | val_cr5 |= FSL_SAI_CR5_W0W(word_width); |
| 347 | |
Xiubo Li | 496a39d | 2013-12-31 15:33:21 +0800 | [diff] [blame] | 348 | val_cr5 &= ~FSL_SAI_CR5_FBT_MASK; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 349 | if (sai->big_endian_data) |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 350 | val_cr5 |= FSL_SAI_CR5_FBT(0); |
Xiubo Li | 72aa62b | 2013-12-31 15:33:22 +0800 | [diff] [blame] | 351 | else |
| 352 | val_cr5 |= FSL_SAI_CR5_FBT(word_width - 1); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 353 | |
| 354 | val_cr4 |= FSL_SAI_CR4_FRSZ(channels); |
Nicolin Chen | d22e28c | 2013-12-20 16:41:02 +0800 | [diff] [blame] | 355 | val_mr = ~0UL - ((1 << channels) - 1); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 356 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 357 | regmap_write(sai->regmap, reg_cr4, val_cr4); |
| 358 | regmap_write(sai->regmap, reg_cr5, val_cr5); |
| 359 | regmap_write(sai->regmap, reg_mr, val_mr); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 360 | |
| 361 | return 0; |
| 362 | } |
| 363 | |
| 364 | static int fsl_sai_trigger(struct snd_pcm_substream *substream, int cmd, |
| 365 | struct snd_soc_dai *cpu_dai) |
| 366 | { |
| 367 | struct fsl_sai *sai = snd_soc_dai_get_drvdata(cpu_dai); |
Nicolin Chen | e6b3984 | 2014-04-01 11:17:06 +0800 | [diff] [blame^] | 368 | bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 369 | u32 tcsr, rcsr; |
Xiubo Li | 496a39d | 2013-12-31 15:33:21 +0800 | [diff] [blame] | 370 | |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 371 | /* |
| 372 | * The transmitter bit clock and frame sync are to be |
| 373 | * used by both the transmitter and receiver. |
| 374 | */ |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 375 | regmap_update_bits(sai->regmap, FSL_SAI_TCR2, FSL_SAI_CR2_SYNC, |
| 376 | ~FSL_SAI_CR2_SYNC); |
| 377 | regmap_update_bits(sai->regmap, FSL_SAI_RCR2, FSL_SAI_CR2_SYNC, |
| 378 | FSL_SAI_CR2_SYNC); |
Xiubo Li | 496a39d | 2013-12-31 15:33:21 +0800 | [diff] [blame] | 379 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 380 | regmap_read(sai->regmap, FSL_SAI_TCSR, &tcsr); |
| 381 | regmap_read(sai->regmap, FSL_SAI_RCSR, &rcsr); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 382 | |
Xiubo Li | a3f7dcc | 2014-02-27 08:45:01 +0800 | [diff] [blame] | 383 | /* |
| 384 | * It is recommended that the transmitter is the last enabled |
| 385 | * and the first disabled. |
| 386 | */ |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 387 | switch (cmd) { |
| 388 | case SNDRV_PCM_TRIGGER_START: |
| 389 | case SNDRV_PCM_TRIGGER_RESUME: |
| 390 | case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: |
Nicolin Chen | e6b3984 | 2014-04-01 11:17:06 +0800 | [diff] [blame^] | 391 | if (!(tcsr & FSL_SAI_CSR_FRDE || rcsr & FSL_SAI_CSR_FRDE)) { |
| 392 | regmap_update_bits(sai->regmap, FSL_SAI_RCSR, |
| 393 | FSL_SAI_CSR_TERE, FSL_SAI_CSR_TERE); |
| 394 | regmap_update_bits(sai->regmap, FSL_SAI_TCSR, |
| 395 | FSL_SAI_CSR_TERE, FSL_SAI_CSR_TERE); |
| 396 | } |
Xiubo Li | e5d0fa9 | 2013-12-25 12:40:04 +0800 | [diff] [blame] | 397 | |
Nicolin Chen | e6b3984 | 2014-04-01 11:17:06 +0800 | [diff] [blame^] | 398 | regmap_update_bits(sai->regmap, FSL_SAI_xCSR(tx), |
| 399 | FSL_SAI_CSR_FRDE, FSL_SAI_CSR_FRDE); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 400 | break; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 401 | case SNDRV_PCM_TRIGGER_STOP: |
| 402 | case SNDRV_PCM_TRIGGER_SUSPEND: |
| 403 | case SNDRV_PCM_TRIGGER_PAUSE_PUSH: |
Nicolin Chen | e6b3984 | 2014-04-01 11:17:06 +0800 | [diff] [blame^] | 404 | regmap_update_bits(sai->regmap, FSL_SAI_xCSR(tx), |
| 405 | FSL_SAI_CSR_FRDE, 0); |
Xiubo Li | e5d0fa9 | 2013-12-25 12:40:04 +0800 | [diff] [blame] | 406 | |
Nicolin Chen | e6b3984 | 2014-04-01 11:17:06 +0800 | [diff] [blame^] | 407 | if (!(tcsr & FSL_SAI_CSR_FRDE || rcsr & FSL_SAI_CSR_FRDE)) { |
| 408 | regmap_update_bits(sai->regmap, FSL_SAI_TCSR, |
| 409 | FSL_SAI_CSR_TERE, 0); |
| 410 | regmap_update_bits(sai->regmap, FSL_SAI_RCSR, |
| 411 | FSL_SAI_CSR_TERE, 0); |
| 412 | } |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 413 | break; |
| 414 | default: |
| 415 | return -EINVAL; |
| 416 | } |
| 417 | |
| 418 | return 0; |
| 419 | } |
| 420 | |
| 421 | static int fsl_sai_startup(struct snd_pcm_substream *substream, |
| 422 | struct snd_soc_dai *cpu_dai) |
| 423 | { |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 424 | struct fsl_sai *sai = snd_soc_dai_get_drvdata(cpu_dai); |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 425 | u32 reg; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 426 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 427 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) |
| 428 | reg = FSL_SAI_TCR3; |
| 429 | else |
| 430 | reg = FSL_SAI_RCR3; |
| 431 | |
| 432 | regmap_update_bits(sai->regmap, reg, FSL_SAI_CR3_TRCE, |
| 433 | FSL_SAI_CR3_TRCE); |
| 434 | |
| 435 | return 0; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 436 | } |
| 437 | |
| 438 | static void fsl_sai_shutdown(struct snd_pcm_substream *substream, |
| 439 | struct snd_soc_dai *cpu_dai) |
| 440 | { |
| 441 | struct fsl_sai *sai = snd_soc_dai_get_drvdata(cpu_dai); |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 442 | u32 reg; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 443 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 444 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) |
| 445 | reg = FSL_SAI_TCR3; |
| 446 | else |
| 447 | reg = FSL_SAI_RCR3; |
| 448 | |
| 449 | regmap_update_bits(sai->regmap, reg, FSL_SAI_CR3_TRCE, |
| 450 | ~FSL_SAI_CR3_TRCE); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 451 | } |
| 452 | |
| 453 | static const struct snd_soc_dai_ops fsl_sai_pcm_dai_ops = { |
| 454 | .set_sysclk = fsl_sai_set_dai_sysclk, |
| 455 | .set_fmt = fsl_sai_set_dai_fmt, |
| 456 | .hw_params = fsl_sai_hw_params, |
| 457 | .trigger = fsl_sai_trigger, |
| 458 | .startup = fsl_sai_startup, |
| 459 | .shutdown = fsl_sai_shutdown, |
| 460 | }; |
| 461 | |
| 462 | static int fsl_sai_dai_probe(struct snd_soc_dai *cpu_dai) |
| 463 | { |
| 464 | struct fsl_sai *sai = dev_get_drvdata(cpu_dai->dev); |
Xiubo Li | e6dc12d | 2013-12-25 11:20:14 +0800 | [diff] [blame] | 465 | |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 466 | regmap_update_bits(sai->regmap, FSL_SAI_TCSR, 0xffffffff, FSL_SAI_FLAGS); |
| 467 | regmap_update_bits(sai->regmap, FSL_SAI_RCSR, 0xffffffff, FSL_SAI_FLAGS); |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 468 | regmap_update_bits(sai->regmap, FSL_SAI_TCR1, FSL_SAI_CR1_RFW_MASK, |
| 469 | FSL_SAI_MAXBURST_TX * 2); |
| 470 | regmap_update_bits(sai->regmap, FSL_SAI_RCR1, FSL_SAI_CR1_RFW_MASK, |
| 471 | FSL_SAI_MAXBURST_RX - 1); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 472 | |
Xiubo Li | dd9f406 | 2013-12-20 12:35:33 +0800 | [diff] [blame] | 473 | snd_soc_dai_init_dma_data(cpu_dai, &sai->dma_params_tx, |
| 474 | &sai->dma_params_rx); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 475 | |
| 476 | snd_soc_dai_set_drvdata(cpu_dai, sai); |
| 477 | |
| 478 | return 0; |
| 479 | } |
| 480 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 481 | static struct snd_soc_dai_driver fsl_sai_dai = { |
| 482 | .probe = fsl_sai_dai_probe, |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 483 | .playback = { |
| 484 | .channels_min = 1, |
| 485 | .channels_max = 2, |
| 486 | .rates = SNDRV_PCM_RATE_8000_96000, |
| 487 | .formats = FSL_SAI_FORMATS, |
| 488 | }, |
| 489 | .capture = { |
| 490 | .channels_min = 1, |
| 491 | .channels_max = 2, |
| 492 | .rates = SNDRV_PCM_RATE_8000_96000, |
| 493 | .formats = FSL_SAI_FORMATS, |
| 494 | }, |
| 495 | .ops = &fsl_sai_pcm_dai_ops, |
| 496 | }; |
| 497 | |
| 498 | static const struct snd_soc_component_driver fsl_component = { |
| 499 | .name = "fsl-sai", |
| 500 | }; |
| 501 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 502 | static bool fsl_sai_readable_reg(struct device *dev, unsigned int reg) |
| 503 | { |
| 504 | switch (reg) { |
| 505 | case FSL_SAI_TCSR: |
| 506 | case FSL_SAI_TCR1: |
| 507 | case FSL_SAI_TCR2: |
| 508 | case FSL_SAI_TCR3: |
| 509 | case FSL_SAI_TCR4: |
| 510 | case FSL_SAI_TCR5: |
| 511 | case FSL_SAI_TFR: |
| 512 | case FSL_SAI_TMR: |
| 513 | case FSL_SAI_RCSR: |
| 514 | case FSL_SAI_RCR1: |
| 515 | case FSL_SAI_RCR2: |
| 516 | case FSL_SAI_RCR3: |
| 517 | case FSL_SAI_RCR4: |
| 518 | case FSL_SAI_RCR5: |
| 519 | case FSL_SAI_RDR: |
| 520 | case FSL_SAI_RFR: |
| 521 | case FSL_SAI_RMR: |
| 522 | return true; |
| 523 | default: |
| 524 | return false; |
| 525 | } |
| 526 | } |
| 527 | |
| 528 | static bool fsl_sai_volatile_reg(struct device *dev, unsigned int reg) |
| 529 | { |
| 530 | switch (reg) { |
| 531 | case FSL_SAI_TFR: |
| 532 | case FSL_SAI_RFR: |
| 533 | case FSL_SAI_TDR: |
| 534 | case FSL_SAI_RDR: |
| 535 | return true; |
| 536 | default: |
| 537 | return false; |
| 538 | } |
| 539 | |
| 540 | } |
| 541 | |
| 542 | static bool fsl_sai_writeable_reg(struct device *dev, unsigned int reg) |
| 543 | { |
| 544 | switch (reg) { |
| 545 | case FSL_SAI_TCSR: |
| 546 | case FSL_SAI_TCR1: |
| 547 | case FSL_SAI_TCR2: |
| 548 | case FSL_SAI_TCR3: |
| 549 | case FSL_SAI_TCR4: |
| 550 | case FSL_SAI_TCR5: |
| 551 | case FSL_SAI_TDR: |
| 552 | case FSL_SAI_TMR: |
| 553 | case FSL_SAI_RCSR: |
| 554 | case FSL_SAI_RCR1: |
| 555 | case FSL_SAI_RCR2: |
| 556 | case FSL_SAI_RCR3: |
| 557 | case FSL_SAI_RCR4: |
| 558 | case FSL_SAI_RCR5: |
| 559 | case FSL_SAI_RMR: |
| 560 | return true; |
| 561 | default: |
| 562 | return false; |
| 563 | } |
| 564 | } |
| 565 | |
| 566 | static struct regmap_config fsl_sai_regmap_config = { |
| 567 | .reg_bits = 32, |
| 568 | .reg_stride = 4, |
| 569 | .val_bits = 32, |
| 570 | |
| 571 | .max_register = FSL_SAI_RMR, |
| 572 | .readable_reg = fsl_sai_readable_reg, |
| 573 | .volatile_reg = fsl_sai_volatile_reg, |
| 574 | .writeable_reg = fsl_sai_writeable_reg, |
| 575 | }; |
| 576 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 577 | static int fsl_sai_probe(struct platform_device *pdev) |
| 578 | { |
Nicolin Chen | 4e3a99f | 2013-12-20 16:41:05 +0800 | [diff] [blame] | 579 | struct device_node *np = pdev->dev.of_node; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 580 | struct fsl_sai *sai; |
| 581 | struct resource *res; |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 582 | void __iomem *base; |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 583 | int irq, ret; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 584 | |
| 585 | sai = devm_kzalloc(&pdev->dev, sizeof(*sai), GFP_KERNEL); |
| 586 | if (!sai) |
| 587 | return -ENOMEM; |
| 588 | |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 589 | sai->pdev = pdev; |
| 590 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 591 | sai->big_endian_regs = of_property_read_bool(np, "big-endian-regs"); |
| 592 | if (sai->big_endian_regs) |
| 593 | fsl_sai_regmap_config.val_format_endian = REGMAP_ENDIAN_BIG; |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 594 | |
Xiubo Li | 78957fc | 2014-02-08 14:38:28 +0800 | [diff] [blame] | 595 | sai->big_endian_data = of_property_read_bool(np, "big-endian-data"); |
| 596 | |
| 597 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
| 598 | base = devm_ioremap_resource(&pdev->dev, res); |
| 599 | if (IS_ERR(base)) |
| 600 | return PTR_ERR(base); |
| 601 | |
| 602 | sai->regmap = devm_regmap_init_mmio_clk(&pdev->dev, |
| 603 | "sai", base, &fsl_sai_regmap_config); |
| 604 | if (IS_ERR(sai->regmap)) { |
| 605 | dev_err(&pdev->dev, "regmap init failed\n"); |
| 606 | return PTR_ERR(sai->regmap); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 607 | } |
| 608 | |
Nicolin Chen | e2681a1 | 2014-03-27 19:06:59 +0800 | [diff] [blame] | 609 | irq = platform_get_irq(pdev, 0); |
| 610 | if (irq < 0) { |
| 611 | dev_err(&pdev->dev, "no irq for node %s\n", np->full_name); |
| 612 | return irq; |
| 613 | } |
| 614 | |
| 615 | ret = devm_request_irq(&pdev->dev, irq, fsl_sai_isr, 0, np->name, sai); |
| 616 | if (ret) { |
| 617 | dev_err(&pdev->dev, "failed to claim irq %u\n", irq); |
| 618 | return ret; |
| 619 | } |
| 620 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 621 | sai->dma_params_rx.addr = res->start + FSL_SAI_RDR; |
| 622 | sai->dma_params_tx.addr = res->start + FSL_SAI_TDR; |
| 623 | sai->dma_params_rx.maxburst = FSL_SAI_MAXBURST_RX; |
| 624 | sai->dma_params_tx.maxburst = FSL_SAI_MAXBURST_TX; |
| 625 | |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 626 | platform_set_drvdata(pdev, sai); |
| 627 | |
| 628 | ret = devm_snd_soc_register_component(&pdev->dev, &fsl_component, |
| 629 | &fsl_sai_dai, 1); |
| 630 | if (ret) |
| 631 | return ret; |
| 632 | |
Xiubo Li | e5180df3 | 2013-12-20 12:30:26 +0800 | [diff] [blame] | 633 | return devm_snd_dmaengine_pcm_register(&pdev->dev, NULL, |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 634 | SND_DMAENGINE_PCM_FLAG_NO_RESIDUE); |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 635 | } |
| 636 | |
| 637 | static const struct of_device_id fsl_sai_ids[] = { |
| 638 | { .compatible = "fsl,vf610-sai", }, |
| 639 | { /* sentinel */ } |
| 640 | }; |
| 641 | |
| 642 | static struct platform_driver fsl_sai_driver = { |
| 643 | .probe = fsl_sai_probe, |
Xiubo Li | 4355082 | 2013-12-17 11:24:38 +0800 | [diff] [blame] | 644 | .driver = { |
| 645 | .name = "fsl-sai", |
| 646 | .owner = THIS_MODULE, |
| 647 | .of_match_table = fsl_sai_ids, |
| 648 | }, |
| 649 | }; |
| 650 | module_platform_driver(fsl_sai_driver); |
| 651 | |
| 652 | MODULE_DESCRIPTION("Freescale Soc SAI Interface"); |
| 653 | MODULE_AUTHOR("Xiubo Li, <Li.Xiubo@freescale.com>"); |
| 654 | MODULE_ALIAS("platform:fsl-sai"); |
| 655 | MODULE_LICENSE("GPL"); |