blob: 0a2d461d62cfcce41b57186ec6200fa9e3fc6695 [file] [log] [blame]
Rob Clarkcd5351f2011-11-12 12:09:40 -06001/*
Rob Clark8bb0daf2013-02-11 12:43:09 -05002 * drivers/gpu/drm/omapdrm/omap_drv.c
Rob Clarkcd5351f2011-11-12 12:09:40 -06003 *
4 * Copyright (C) 2011 Texas Instruments
5 * Author: Rob Clark <rob@ti.com>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published by
9 * the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * more details.
15 *
16 * You should have received a copy of the GNU General Public License along with
17 * this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
Laurent Pinchart748471a52015-03-05 23:42:39 +020020#include <linux/wait.h>
21
22#include <drm/drm_atomic.h>
Laurent Pinchartcef77d42015-03-05 21:50:00 +020023#include <drm/drm_atomic_helper.h>
Laurent Pinchart2d278f52015-03-05 21:31:37 +020024#include <drm/drm_crtc_helper.h>
25#include <drm/drm_fb_helper.h>
Rob Clarkcd5351f2011-11-12 12:09:40 -060026
Andy Gross5c137792012-03-05 10:48:39 -060027#include "omap_dmm_tiler.h"
Laurent Pinchart2d278f52015-03-05 21:31:37 +020028#include "omap_drv.h"
Rob Clarkcd5351f2011-11-12 12:09:40 -060029
30#define DRIVER_NAME MODULE_NAME
31#define DRIVER_DESC "OMAP DRM"
32#define DRIVER_DATE "20110917"
33#define DRIVER_MAJOR 1
34#define DRIVER_MINOR 0
35#define DRIVER_PATCHLEVEL 0
36
Rob Clarkcd5351f2011-11-12 12:09:40 -060037static int num_crtc = CONFIG_DRM_OMAP_NUM_CRTCS;
38
39MODULE_PARM_DESC(num_crtc, "Number of overlays to use as CRTCs");
40module_param(num_crtc, int, 0600);
41
42/*
43 * mode config funcs
44 */
45
46/* Notes about mapping DSS and DRM entities:
47 * CRTC: overlay
48 * encoder: manager.. with some extension to allow one primary CRTC
49 * and zero or more video CRTC's to be mapped to one encoder?
50 * connector: dssdev.. manager can be attached/detached from different
51 * devices
52 */
53
54static void omap_fb_output_poll_changed(struct drm_device *dev)
55{
56 struct omap_drm_private *priv = dev->dev_private;
57 DBG("dev=%p", dev);
YAMANE Toshiakic7f904b2012-11-14 19:30:38 +090058 if (priv->fbdev)
Rob Clarkcd5351f2011-11-12 12:09:40 -060059 drm_fb_helper_hotplug_event(priv->fbdev);
Rob Clarkcd5351f2011-11-12 12:09:40 -060060}
61
Laurent Pinchart748471a52015-03-05 23:42:39 +020062struct omap_atomic_state_commit {
63 struct work_struct work;
64 struct drm_device *dev;
65 struct drm_atomic_state *state;
66 u32 crtcs;
67};
68
Tomi Valkeinen5f741b32015-05-29 16:01:18 +030069static void omap_atomic_wait_for_completion(struct drm_device *dev,
70 struct drm_atomic_state *old_state)
71{
72 struct drm_crtc_state *old_crtc_state;
73 struct drm_crtc *crtc;
74 unsigned int i;
75 int ret;
76
77 for_each_crtc_in_state(old_state, crtc, old_crtc_state, i) {
78 if (!crtc->state->enable)
79 continue;
80
81 ret = omap_crtc_wait_pending(crtc);
82
83 if (!ret)
84 dev_warn(dev->dev,
85 "atomic complete timeout (pipe %u)!\n", i);
86 }
87}
88
Laurent Pinchart748471a52015-03-05 23:42:39 +020089static void omap_atomic_complete(struct omap_atomic_state_commit *commit)
90{
91 struct drm_device *dev = commit->dev;
92 struct omap_drm_private *priv = dev->dev_private;
93 struct drm_atomic_state *old_state = commit->state;
94
95 /* Apply the atomic update. */
Laurent Pinchart69fb7c82015-05-28 02:09:56 +030096 dispc_runtime_get();
97
Laurent Pinchart748471a52015-03-05 23:42:39 +020098 drm_atomic_helper_commit_modeset_disables(dev, old_state);
Laurent Pinchartdadf4652016-06-06 04:25:04 +030099 drm_atomic_helper_commit_planes(dev, old_state,
100 DRM_PLANE_COMMIT_ACTIVE_ONLY);
Laurent Pinchart748471a52015-03-05 23:42:39 +0200101 drm_atomic_helper_commit_modeset_enables(dev, old_state);
102
Tomi Valkeinen5f741b32015-05-29 16:01:18 +0300103 omap_atomic_wait_for_completion(dev, old_state);
Laurent Pinchart748471a52015-03-05 23:42:39 +0200104
105 drm_atomic_helper_cleanup_planes(dev, old_state);
106
Laurent Pinchart69fb7c82015-05-28 02:09:56 +0300107 dispc_runtime_put();
108
Chris Wilson08536952016-10-14 13:18:18 +0100109 drm_atomic_state_put(old_state);
Laurent Pinchart748471a52015-03-05 23:42:39 +0200110
111 /* Complete the commit, wake up any waiter. */
112 spin_lock(&priv->commit.lock);
113 priv->commit.pending &= ~commit->crtcs;
114 spin_unlock(&priv->commit.lock);
115
116 wake_up_all(&priv->commit.wait);
117
118 kfree(commit);
119}
120
121static void omap_atomic_work(struct work_struct *work)
122{
123 struct omap_atomic_state_commit *commit =
124 container_of(work, struct omap_atomic_state_commit, work);
125
126 omap_atomic_complete(commit);
127}
128
129static bool omap_atomic_is_pending(struct omap_drm_private *priv,
130 struct omap_atomic_state_commit *commit)
131{
132 bool pending;
133
134 spin_lock(&priv->commit.lock);
135 pending = priv->commit.pending & commit->crtcs;
136 spin_unlock(&priv->commit.lock);
137
138 return pending;
139}
140
141static int omap_atomic_commit(struct drm_device *dev,
Maarten Lankhorst6fc17fb2016-04-26 16:11:39 +0200142 struct drm_atomic_state *state, bool nonblock)
Laurent Pinchart748471a52015-03-05 23:42:39 +0200143{
144 struct omap_drm_private *priv = dev->dev_private;
145 struct omap_atomic_state_commit *commit;
Daniel Vetter82072572016-06-02 00:06:29 +0200146 struct drm_crtc *crtc;
147 struct drm_crtc_state *crtc_state;
148 int i, ret;
Laurent Pinchart748471a52015-03-05 23:42:39 +0200149
150 ret = drm_atomic_helper_prepare_planes(dev, state);
151 if (ret)
152 return ret;
153
154 /* Allocate the commit object. */
155 commit = kzalloc(sizeof(*commit), GFP_KERNEL);
156 if (commit == NULL) {
157 ret = -ENOMEM;
158 goto error;
159 }
160
161 INIT_WORK(&commit->work, omap_atomic_work);
162 commit->dev = dev;
163 commit->state = state;
164
165 /* Wait until all affected CRTCs have completed previous commits and
166 * mark them as pending.
167 */
Daniel Vetter82072572016-06-02 00:06:29 +0200168 for_each_crtc_in_state(state, crtc, crtc_state, i)
169 commit->crtcs |= drm_crtc_mask(crtc);
Laurent Pinchart748471a52015-03-05 23:42:39 +0200170
171 wait_event(priv->commit.wait, !omap_atomic_is_pending(priv, commit));
172
173 spin_lock(&priv->commit.lock);
174 priv->commit.pending |= commit->crtcs;
175 spin_unlock(&priv->commit.lock);
176
177 /* Swap the state, this is the point of no return. */
Daniel Vetter5e84c262016-06-10 00:06:32 +0200178 drm_atomic_helper_swap_state(state, true);
Laurent Pinchart748471a52015-03-05 23:42:39 +0200179
Chris Wilson08536952016-10-14 13:18:18 +0100180 drm_atomic_state_get(state);
Maarten Lankhorst6fc17fb2016-04-26 16:11:39 +0200181 if (nonblock)
Laurent Pinchart748471a52015-03-05 23:42:39 +0200182 schedule_work(&commit->work);
183 else
184 omap_atomic_complete(commit);
185
186 return 0;
187
188error:
189 drm_atomic_helper_cleanup_planes(dev, state);
190 return ret;
191}
192
Laurent Pincharte6ecefa2012-05-17 13:27:23 +0200193static const struct drm_mode_config_funcs omap_mode_config_funcs = {
Rob Clarkcd5351f2011-11-12 12:09:40 -0600194 .fb_create = omap_framebuffer_create,
195 .output_poll_changed = omap_fb_output_poll_changed,
Laurent Pinchartcef77d42015-03-05 21:50:00 +0200196 .atomic_check = drm_atomic_helper_check,
Laurent Pinchart748471a52015-03-05 23:42:39 +0200197 .atomic_commit = omap_atomic_commit,
Rob Clarkcd5351f2011-11-12 12:09:40 -0600198};
199
200static int get_connector_type(struct omap_dss_device *dssdev)
201{
202 switch (dssdev->type) {
203 case OMAP_DISPLAY_TYPE_HDMI:
204 return DRM_MODE_CONNECTOR_HDMIA;
Tomi Valkeinen4635c172013-05-14 14:14:15 +0300205 case OMAP_DISPLAY_TYPE_DVI:
206 return DRM_MODE_CONNECTOR_DVID;
Sebastian Reichel4a64b902016-03-08 17:39:36 +0100207 case OMAP_DISPLAY_TYPE_DSI:
208 return DRM_MODE_CONNECTOR_DSI;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600209 default:
210 return DRM_MODE_CONNECTOR_Unknown;
211 }
212}
213
Archit Taneja0d8f3712013-03-26 19:15:19 +0530214static bool channel_used(struct drm_device *dev, enum omap_channel channel)
215{
216 struct omap_drm_private *priv = dev->dev_private;
217 int i;
218
219 for (i = 0; i < priv->num_crtcs; i++) {
220 struct drm_crtc *crtc = priv->crtcs[i];
221
222 if (omap_crtc_channel(crtc) == channel)
223 return true;
224 }
225
226 return false;
227}
Archit Tanejacc823bd2014-01-02 14:49:52 +0530228static void omap_disconnect_dssdevs(void)
229{
230 struct omap_dss_device *dssdev = NULL;
231
232 for_each_dss_dev(dssdev)
233 dssdev->driver->disconnect(dssdev);
234}
Archit Taneja0d8f3712013-03-26 19:15:19 +0530235
Archit Taneja3a01ab22014-01-02 14:49:51 +0530236static int omap_connect_dssdevs(void)
237{
238 int r;
239 struct omap_dss_device *dssdev = NULL;
240 bool no_displays = true;
241
242 for_each_dss_dev(dssdev) {
243 r = dssdev->driver->connect(dssdev);
244 if (r == -EPROBE_DEFER) {
245 omap_dss_put_device(dssdev);
246 goto cleanup;
247 } else if (r) {
248 dev_warn(dssdev->dev, "could not connect display: %s\n",
249 dssdev->name);
250 } else {
251 no_displays = false;
252 }
253 }
254
255 if (no_displays)
256 return -EPROBE_DEFER;
257
258 return 0;
259
260cleanup:
261 /*
262 * if we are deferring probe, we disconnect the devices we previously
263 * connected
264 */
Archit Tanejacc823bd2014-01-02 14:49:52 +0530265 omap_disconnect_dssdevs();
Archit Taneja3a01ab22014-01-02 14:49:51 +0530266
267 return r;
268}
Rob Clarkcd5351f2011-11-12 12:09:40 -0600269
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200270static int omap_modeset_create_crtc(struct drm_device *dev, int id,
Tomi Valkeinene43f2c32016-12-02 16:07:11 +0200271 enum omap_channel channel,
272 u32 possible_crtcs)
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200273{
274 struct omap_drm_private *priv = dev->dev_private;
275 struct drm_plane *plane;
276 struct drm_crtc *crtc;
277
Tomi Valkeinene43f2c32016-12-02 16:07:11 +0200278 plane = omap_plane_init(dev, id, DRM_PLANE_TYPE_PRIMARY,
279 possible_crtcs);
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200280 if (IS_ERR(plane))
281 return PTR_ERR(plane);
282
283 crtc = omap_crtc_init(dev, plane, channel, id);
284
285 BUG_ON(priv->num_crtcs >= ARRAY_SIZE(priv->crtcs));
286 priv->crtcs[id] = crtc;
287 priv->num_crtcs++;
288
289 priv->planes[id] = plane;
290 priv->num_planes++;
291
292 return 0;
293}
294
Laurent Pincharte2cd09b2015-03-06 17:16:43 +0200295static int omap_modeset_init_properties(struct drm_device *dev)
296{
297 struct omap_drm_private *priv = dev->dev_private;
298
Laurent Pincharte2cd09b2015-03-06 17:16:43 +0200299 priv->zorder_prop = drm_property_create_range(dev, 0, "zorder", 0, 3);
300 if (!priv->zorder_prop)
301 return -ENOMEM;
302
303 return 0;
304}
305
Rob Clarkcd5351f2011-11-12 12:09:40 -0600306static int omap_modeset_init(struct drm_device *dev)
307{
Rob Clarkcd5351f2011-11-12 12:09:40 -0600308 struct omap_drm_private *priv = dev->dev_private;
309 struct omap_dss_device *dssdev = NULL;
Rob Clarkf5f94542012-12-04 13:59:12 -0600310 int num_ovls = dss_feat_get_num_ovls();
Archit Taneja0d8f3712013-03-26 19:15:19 +0530311 int num_mgrs = dss_feat_get_num_mgrs();
312 int num_crtcs;
313 int i, id = 0;
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200314 int ret;
Tomi Valkeinene43f2c32016-12-02 16:07:11 +0200315 u32 possible_crtcs;
Tomi Valkeinen04b1fc02013-05-14 10:55:19 +0300316
Rob Clarkcd5351f2011-11-12 12:09:40 -0600317 drm_mode_config_init(dev);
318
Laurent Pincharte2cd09b2015-03-06 17:16:43 +0200319 ret = omap_modeset_init_properties(dev);
320 if (ret < 0)
321 return ret;
322
Rob Clarkf5f94542012-12-04 13:59:12 -0600323 /*
Archit Taneja0d8f3712013-03-26 19:15:19 +0530324 * We usually don't want to create a CRTC for each manager, at least
325 * not until we have a way to expose private planes to userspace.
326 * Otherwise there would not be enough video pipes left for drm planes.
327 * We use the num_crtc argument to limit the number of crtcs we create.
Rob Clarkf5f94542012-12-04 13:59:12 -0600328 */
Archit Taneja0d8f3712013-03-26 19:15:19 +0530329 num_crtcs = min3(num_crtc, num_mgrs, num_ovls);
Tomi Valkeinene43f2c32016-12-02 16:07:11 +0200330 possible_crtcs = (1 << num_crtcs) - 1;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600331
Archit Taneja0d8f3712013-03-26 19:15:19 +0530332 dssdev = NULL;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600333
Rob Clarkf5f94542012-12-04 13:59:12 -0600334 for_each_dss_dev(dssdev) {
335 struct drm_connector *connector;
336 struct drm_encoder *encoder;
Archit Taneja0d8f3712013-03-26 19:15:19 +0530337 enum omap_channel channel;
Tomi Valkeinen179df152015-10-21 16:17:23 +0300338 struct omap_dss_device *out;
Rob Clarkf5f94542012-12-04 13:59:12 -0600339
Archit Taneja3a01ab22014-01-02 14:49:51 +0530340 if (!omapdss_device_is_connected(dssdev))
Archit Taneja581382e2013-03-26 19:15:18 +0530341 continue;
Tomi Valkeinena7e71e72013-05-08 16:23:32 +0300342
Rob Clarkf5f94542012-12-04 13:59:12 -0600343 encoder = omap_encoder_init(dev, dssdev);
344
345 if (!encoder) {
346 dev_err(dev->dev, "could not create encoder: %s\n",
347 dssdev->name);
348 return -ENOMEM;
349 }
350
351 connector = omap_connector_init(dev,
352 get_connector_type(dssdev), dssdev, encoder);
353
354 if (!connector) {
355 dev_err(dev->dev, "could not create connector: %s\n",
356 dssdev->name);
357 return -ENOMEM;
358 }
359
360 BUG_ON(priv->num_encoders >= ARRAY_SIZE(priv->encoders));
361 BUG_ON(priv->num_connectors >= ARRAY_SIZE(priv->connectors));
362
363 priv->encoders[priv->num_encoders++] = encoder;
364 priv->connectors[priv->num_connectors++] = connector;
365
366 drm_mode_connector_attach_encoder(connector, encoder);
367
Archit Taneja0d8f3712013-03-26 19:15:19 +0530368 /*
369 * if we have reached the limit of the crtcs we are allowed to
370 * create, let's not try to look for a crtc for this
371 * panel/encoder and onwards, we will, of course, populate the
372 * the possible_crtcs field for all the encoders with the final
373 * set of crtcs we create
374 */
375 if (id == num_crtcs)
376 continue;
377
378 /*
379 * get the recommended DISPC channel for this encoder. For now,
380 * we only try to get create a crtc out of the recommended, the
381 * other possible channels to which the encoder can connect are
382 * not considered.
383 */
Archit Taneja0d8f3712013-03-26 19:15:19 +0530384
Tomi Valkeinen179df152015-10-21 16:17:23 +0300385 out = omapdss_find_output_from_display(dssdev);
386 channel = out->dispc_channel;
387 omap_dss_put_device(out);
388
Archit Taneja0d8f3712013-03-26 19:15:19 +0530389 /*
390 * if this channel hasn't already been taken by a previously
391 * allocated crtc, we create a new crtc for it
392 */
393 if (!channel_used(dev, channel)) {
Tomi Valkeinene43f2c32016-12-02 16:07:11 +0200394 ret = omap_modeset_create_crtc(dev, id, channel,
395 possible_crtcs);
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200396 if (ret < 0) {
397 dev_err(dev->dev,
398 "could not create CRTC (channel %u)\n",
399 channel);
400 return ret;
401 }
Archit Taneja0d8f3712013-03-26 19:15:19 +0530402
403 id++;
404 }
405 }
406
407 /*
408 * we have allocated crtcs according to the need of the panels/encoders,
409 * adding more crtcs here if needed
410 */
411 for (; id < num_crtcs; id++) {
412
413 /* find a free manager for this crtc */
414 for (i = 0; i < num_mgrs; i++) {
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200415 if (!channel_used(dev, i))
Archit Taneja0d8f3712013-03-26 19:15:19 +0530416 break;
Archit Taneja0d8f3712013-03-26 19:15:19 +0530417 }
418
419 if (i == num_mgrs) {
420 /* this shouldn't really happen */
421 dev_err(dev->dev, "no managers left for crtc\n");
422 return -ENOMEM;
423 }
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200424
Tomi Valkeinene43f2c32016-12-02 16:07:11 +0200425 ret = omap_modeset_create_crtc(dev, id, i,
426 possible_crtcs);
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200427 if (ret < 0) {
428 dev_err(dev->dev,
429 "could not create CRTC (channel %u)\n", i);
430 return ret;
431 }
Archit Taneja0d8f3712013-03-26 19:15:19 +0530432 }
433
434 /*
435 * Create normal planes for the remaining overlays:
436 */
437 for (; id < num_ovls; id++) {
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200438 struct drm_plane *plane;
439
Tomi Valkeinene43f2c32016-12-02 16:07:11 +0200440 plane = omap_plane_init(dev, id, DRM_PLANE_TYPE_OVERLAY,
441 possible_crtcs);
Laurent Pinchartfb9a35f2015-01-11 16:30:44 +0200442 if (IS_ERR(plane))
443 return PTR_ERR(plane);
Archit Taneja0d8f3712013-03-26 19:15:19 +0530444
445 BUG_ON(priv->num_planes >= ARRAY_SIZE(priv->planes));
446 priv->planes[priv->num_planes++] = plane;
447 }
448
449 for (i = 0; i < priv->num_encoders; i++) {
450 struct drm_encoder *encoder = priv->encoders[i];
451 struct omap_dss_device *dssdev =
452 omap_encoder_get_dssdev(encoder);
Tomi Valkeinen1f68d9c2013-04-19 15:09:34 +0300453 struct omap_dss_device *output;
Tomi Valkeinenbe8e8e12013-04-23 15:35:35 +0300454
455 output = omapdss_find_output_from_display(dssdev);
Archit Taneja0d8f3712013-03-26 19:15:19 +0530456
Rob Clarkf5f94542012-12-04 13:59:12 -0600457 /* figure out which crtc's we can connect the encoder to: */
458 encoder->possible_crtcs = 0;
459 for (id = 0; id < priv->num_crtcs; id++) {
Archit Taneja0d8f3712013-03-26 19:15:19 +0530460 struct drm_crtc *crtc = priv->crtcs[id];
461 enum omap_channel crtc_channel;
Archit Taneja0d8f3712013-03-26 19:15:19 +0530462
463 crtc_channel = omap_crtc_channel(crtc);
Archit Taneja0d8f3712013-03-26 19:15:19 +0530464
Tomi Valkeinen17337292014-09-03 19:25:49 +0000465 if (output->dispc_channel == crtc_channel) {
Rob Clarkf5f94542012-12-04 13:59:12 -0600466 encoder->possible_crtcs |= (1 << id);
Tomi Valkeinen17337292014-09-03 19:25:49 +0000467 break;
468 }
Rob Clarkf5f94542012-12-04 13:59:12 -0600469 }
Tomi Valkeinen820caab2013-04-25 14:53:18 +0300470
471 omap_dss_put_device(output);
Rob Clarkf5f94542012-12-04 13:59:12 -0600472 }
Rob Clarkcd5351f2011-11-12 12:09:40 -0600473
Archit Taneja0d8f3712013-03-26 19:15:19 +0530474 DBG("registered %d planes, %d crtcs, %d encoders and %d connectors\n",
475 priv->num_planes, priv->num_crtcs, priv->num_encoders,
476 priv->num_connectors);
477
Rob Clark6b8ca4c2012-01-08 19:37:37 -0600478 dev->mode_config.min_width = 32;
479 dev->mode_config.min_height = 32;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600480
481 /* note: eventually will need some cpu_is_omapXYZ() type stuff here
482 * to fill in these limits properly on different OMAP generations..
483 */
484 dev->mode_config.max_width = 2048;
485 dev->mode_config.max_height = 2048;
486
487 dev->mode_config.funcs = &omap_mode_config_funcs;
488
Laurent Pinchart69a12262015-03-05 21:38:16 +0200489 drm_mode_config_reset(dev);
490
Laurent Pinchart728ae8d2015-05-28 00:21:29 +0300491 omap_drm_irq_install(dev);
492
Rob Clarkcd5351f2011-11-12 12:09:40 -0600493 return 0;
494}
495
496static void omap_modeset_free(struct drm_device *dev)
497{
498 drm_mode_config_cleanup(dev);
499}
500
501/*
502 * drm ioctl funcs
503 */
504
505
506static int ioctl_get_param(struct drm_device *dev, void *data,
507 struct drm_file *file_priv)
508{
Rob Clark5e3b0872012-10-29 09:31:12 +0100509 struct omap_drm_private *priv = dev->dev_private;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600510 struct drm_omap_param *args = data;
511
512 DBG("%p: param=%llu", dev, args->param);
513
514 switch (args->param) {
515 case OMAP_PARAM_CHIPSET_ID:
Rob Clark5e3b0872012-10-29 09:31:12 +0100516 args->value = priv->omaprev;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600517 break;
518 default:
519 DBG("unknown parameter %lld", args->param);
520 return -EINVAL;
521 }
522
523 return 0;
524}
525
526static int ioctl_set_param(struct drm_device *dev, void *data,
527 struct drm_file *file_priv)
528{
529 struct drm_omap_param *args = data;
530
531 switch (args->param) {
532 default:
533 DBG("unknown parameter %lld", args->param);
534 return -EINVAL;
535 }
536
537 return 0;
538}
539
Laurent Pinchartef3f4e92015-12-14 22:39:36 +0200540#define OMAP_BO_USER_MASK 0x00ffffff /* flags settable by userspace */
541
Rob Clarkcd5351f2011-11-12 12:09:40 -0600542static int ioctl_gem_new(struct drm_device *dev, void *data,
543 struct drm_file *file_priv)
544{
545 struct drm_omap_gem_new *args = data;
Laurent Pinchartef3f4e92015-12-14 22:39:36 +0200546 u32 flags = args->flags & OMAP_BO_USER_MASK;
547
Rob Clarkf5f94542012-12-04 13:59:12 -0600548 VERB("%p:%p: size=0x%08x, flags=%08x", dev, file_priv,
Laurent Pinchartef3f4e92015-12-14 22:39:36 +0200549 args->size.bytes, flags);
550
551 return omap_gem_new_handle(dev, file_priv, args->size, flags,
552 &args->handle);
Rob Clarkcd5351f2011-11-12 12:09:40 -0600553}
554
555static int ioctl_gem_cpu_prep(struct drm_device *dev, void *data,
556 struct drm_file *file_priv)
557{
558 struct drm_omap_gem_cpu_prep *args = data;
559 struct drm_gem_object *obj;
560 int ret;
561
562 VERB("%p:%p: handle=%d, op=%x", dev, file_priv, args->handle, args->op);
563
Chris Wilsona8ad0bd2016-05-09 11:04:54 +0100564 obj = drm_gem_object_lookup(file_priv, args->handle);
YAMANE Toshiakic7f904b2012-11-14 19:30:38 +0900565 if (!obj)
Rob Clarkcd5351f2011-11-12 12:09:40 -0600566 return -ENOENT;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600567
568 ret = omap_gem_op_sync(obj, args->op);
569
YAMANE Toshiakic7f904b2012-11-14 19:30:38 +0900570 if (!ret)
Rob Clarkcd5351f2011-11-12 12:09:40 -0600571 ret = omap_gem_op_start(obj, args->op);
Rob Clarkcd5351f2011-11-12 12:09:40 -0600572
573 drm_gem_object_unreference_unlocked(obj);
574
575 return ret;
576}
577
578static int ioctl_gem_cpu_fini(struct drm_device *dev, void *data,
579 struct drm_file *file_priv)
580{
581 struct drm_omap_gem_cpu_fini *args = data;
582 struct drm_gem_object *obj;
583 int ret;
584
585 VERB("%p:%p: handle=%d", dev, file_priv, args->handle);
586
Chris Wilsona8ad0bd2016-05-09 11:04:54 +0100587 obj = drm_gem_object_lookup(file_priv, args->handle);
YAMANE Toshiakic7f904b2012-11-14 19:30:38 +0900588 if (!obj)
Rob Clarkcd5351f2011-11-12 12:09:40 -0600589 return -ENOENT;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600590
591 /* XXX flushy, flushy */
592 ret = 0;
593
YAMANE Toshiakic7f904b2012-11-14 19:30:38 +0900594 if (!ret)
Rob Clarkcd5351f2011-11-12 12:09:40 -0600595 ret = omap_gem_op_finish(obj, args->op);
Rob Clarkcd5351f2011-11-12 12:09:40 -0600596
597 drm_gem_object_unreference_unlocked(obj);
598
599 return ret;
600}
601
602static int ioctl_gem_info(struct drm_device *dev, void *data,
603 struct drm_file *file_priv)
604{
605 struct drm_omap_gem_info *args = data;
606 struct drm_gem_object *obj;
607 int ret = 0;
608
Rob Clarkf5f94542012-12-04 13:59:12 -0600609 VERB("%p:%p: handle=%d", dev, file_priv, args->handle);
Rob Clarkcd5351f2011-11-12 12:09:40 -0600610
Chris Wilsona8ad0bd2016-05-09 11:04:54 +0100611 obj = drm_gem_object_lookup(file_priv, args->handle);
YAMANE Toshiakic7f904b2012-11-14 19:30:38 +0900612 if (!obj)
Rob Clarkcd5351f2011-11-12 12:09:40 -0600613 return -ENOENT;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600614
Rob Clarkf7f9f452011-12-05 19:19:22 -0600615 args->size = omap_gem_mmap_size(obj);
Rob Clarkcd5351f2011-11-12 12:09:40 -0600616 args->offset = omap_gem_mmap_offset(obj);
617
618 drm_gem_object_unreference_unlocked(obj);
619
620 return ret;
621}
622
Rob Clarkbaa70942013-08-02 13:27:49 -0400623static const struct drm_ioctl_desc ioctls[DRM_COMMAND_END - DRM_COMMAND_BASE] = {
Daniel Vetterf8c47142015-09-08 13:56:30 +0200624 DRM_IOCTL_DEF_DRV(OMAP_GET_PARAM, ioctl_get_param, DRM_AUTH),
625 DRM_IOCTL_DEF_DRV(OMAP_SET_PARAM, ioctl_set_param, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
626 DRM_IOCTL_DEF_DRV(OMAP_GEM_NEW, ioctl_gem_new, DRM_AUTH),
627 DRM_IOCTL_DEF_DRV(OMAP_GEM_CPU_PREP, ioctl_gem_cpu_prep, DRM_AUTH),
628 DRM_IOCTL_DEF_DRV(OMAP_GEM_CPU_FINI, ioctl_gem_cpu_fini, DRM_AUTH),
629 DRM_IOCTL_DEF_DRV(OMAP_GEM_INFO, ioctl_gem_info, DRM_AUTH),
Rob Clarkcd5351f2011-11-12 12:09:40 -0600630};
631
632/*
633 * drm driver funcs
634 */
635
636/**
637 * load - setup chip and create an initial config
638 * @dev: DRM device
639 * @flags: startup flags
640 *
641 * The driver load routine has to do several things:
642 * - initialize the memory manager
643 * - allocate initial config memory
644 * - setup the DRM framebuffer with the allocated memory
645 */
646static int dev_load(struct drm_device *dev, unsigned long flags)
647{
Rob Clark5e3b0872012-10-29 09:31:12 +0100648 struct omap_drm_platform_data *pdata = dev->dev->platform_data;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600649 struct omap_drm_private *priv;
Laurent Pinchartc397cfd2015-01-25 22:42:30 +0200650 unsigned int i;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600651 int ret;
652
653 DBG("load: dev=%p", dev);
654
Rob Clarkcd5351f2011-11-12 12:09:40 -0600655 priv = kzalloc(sizeof(*priv), GFP_KERNEL);
Joe Perches78110bb2013-02-11 09:41:29 -0800656 if (!priv)
Rob Clarkcd5351f2011-11-12 12:09:40 -0600657 return -ENOMEM;
Rob Clarkcd5351f2011-11-12 12:09:40 -0600658
Rob Clark5e3b0872012-10-29 09:31:12 +0100659 priv->omaprev = pdata->omaprev;
660
Rob Clarkcd5351f2011-11-12 12:09:40 -0600661 dev->dev_private = priv;
662
Tejun Heo4619cdb2012-08-22 16:49:44 -0700663 priv->wq = alloc_ordered_workqueue("omapdrm", 0);
Laurent Pinchart748471a52015-03-05 23:42:39 +0200664 init_waitqueue_head(&priv->commit.wait);
665 spin_lock_init(&priv->commit.lock);
Rob Clark5609f7f2012-03-05 10:48:32 -0600666
Tomi Valkeinen76c40552014-12-17 14:34:22 +0200667 spin_lock_init(&priv->list_lock);
Rob Clarkf6b60362012-03-05 10:48:36 -0600668 INIT_LIST_HEAD(&priv->obj_list);
669
Rob Clarkf7f9f452011-12-05 19:19:22 -0600670 omap_gem_init(dev);
671
Rob Clarkcd5351f2011-11-12 12:09:40 -0600672 ret = omap_modeset_init(dev);
673 if (ret) {
674 dev_err(dev->dev, "omap_modeset_init failed: ret=%d\n", ret);
675 dev->dev_private = NULL;
676 kfree(priv);
677 return ret;
678 }
679
Laurent Pinchartc397cfd2015-01-25 22:42:30 +0200680 /* Initialize vblank handling, start with all CRTCs disabled. */
Rob Clarkf5f94542012-12-04 13:59:12 -0600681 ret = drm_vblank_init(dev, priv->num_crtcs);
682 if (ret)
683 dev_warn(dev->dev, "could not init vblank\n");
684
Laurent Pinchartc397cfd2015-01-25 22:42:30 +0200685 for (i = 0; i < priv->num_crtcs; i++)
686 drm_crtc_vblank_off(priv->crtcs[i]);
687
Rob Clarkcd5351f2011-11-12 12:09:40 -0600688 priv->fbdev = omap_fbdev_init(dev);
Rob Clarkcd5351f2011-11-12 12:09:40 -0600689
Andy Grosse78edba2012-12-19 14:53:37 -0600690 /* store off drm_device for use in pm ops */
691 dev_set_drvdata(dev->dev, dev);
692
Rob Clarkcd5351f2011-11-12 12:09:40 -0600693 drm_kms_helper_poll_init(dev);
694
Rob Clarkcd5351f2011-11-12 12:09:40 -0600695 return 0;
696}
697
698static int dev_unload(struct drm_device *dev)
699{
Rob Clark5609f7f2012-03-05 10:48:32 -0600700 struct omap_drm_private *priv = dev->dev_private;
701
Rob Clarkcd5351f2011-11-12 12:09:40 -0600702 DBG("unload: dev=%p", dev);
703
Rob Clarkcd5351f2011-11-12 12:09:40 -0600704 drm_kms_helper_poll_fini(dev);
705
Tomi Valkeinenc7c1aec2014-09-25 19:24:26 +0000706 if (priv->fbdev)
707 omap_fbdev_free(dev);
Tomi Valkeinene2f8fd72014-04-02 14:31:57 +0300708
Rob Clarkcd5351f2011-11-12 12:09:40 -0600709 omap_modeset_free(dev);
Rob Clarkf7f9f452011-12-05 19:19:22 -0600710 omap_gem_deinit(dev);
Rob Clarkcd5351f2011-11-12 12:09:40 -0600711
Rob Clark5609f7f2012-03-05 10:48:32 -0600712 destroy_workqueue(priv->wq);
713
Archit Taneja80e4ed52014-01-02 14:49:54 +0530714 drm_vblank_cleanup(dev);
715 omap_drm_irq_uninstall(dev);
716
Rob Clarkcd5351f2011-11-12 12:09:40 -0600717 kfree(dev->dev_private);
718 dev->dev_private = NULL;
719
Andy Grosse78edba2012-12-19 14:53:37 -0600720 dev_set_drvdata(dev->dev, NULL);
721
Rob Clarkcd5351f2011-11-12 12:09:40 -0600722 return 0;
723}
724
725static int dev_open(struct drm_device *dev, struct drm_file *file)
726{
727 file->driver_priv = NULL;
728
729 DBG("open: dev=%p, file=%p", dev, file);
730
731 return 0;
732}
733
Rob Clarkcd5351f2011-11-12 12:09:40 -0600734/**
735 * lastclose - clean up after all DRM clients have exited
736 * @dev: DRM device
737 *
738 * Take care of cleaning up after all DRM clients have exited. In the
739 * mode setting case, we want to restore the kernel's initial mode (just
740 * in case the last client left us in a bad state).
741 */
742static void dev_lastclose(struct drm_device *dev)
743{
Rob Clark3c810c62012-08-15 15:18:01 -0500744 int i;
745
Lukas Wunnerf15a66e2015-09-05 11:22:39 +0200746 /* we don't support vga_switcheroo.. so just make sure the fbdev
Rob Clarkcd5351f2011-11-12 12:09:40 -0600747 * mode is active
748 */
749 struct omap_drm_private *priv = dev->dev_private;
750 int ret;
751
752 DBG("lastclose: dev=%p", dev);
753
Ville Syrjälä0da88db2016-09-26 19:30:52 +0300754 /* need to restore default rotation state.. not sure
755 * if there is a cleaner way to restore properties to
756 * default state? Maybe a flag that properties should
757 * automatically be restored to default state on
758 * lastclose?
759 */
760 for (i = 0; i < priv->num_crtcs; i++) {
761 struct drm_crtc *crtc = priv->crtcs[i];
Rob Clark3c810c62012-08-15 15:18:01 -0500762
Ville Syrjälä0da88db2016-09-26 19:30:52 +0300763 if (!crtc->primary->rotation_property)
764 continue;
765
766 drm_object_property_set_value(&crtc->base,
767 crtc->primary->rotation_property,
768 DRM_ROTATE_0);
769 }
770
771 for (i = 0; i < priv->num_planes; i++) {
772 struct drm_plane *plane = priv->planes[i];
773
774 if (!plane->rotation_property)
775 continue;
776
777 drm_object_property_set_value(&plane->base,
778 plane->rotation_property,
779 DRM_ROTATE_0);
Rob Clark3c810c62012-08-15 15:18:01 -0500780 }
781
Tomi Valkeinenc7c1aec2014-09-25 19:24:26 +0000782 if (priv->fbdev) {
783 ret = drm_fb_helper_restore_fbdev_mode_unlocked(priv->fbdev);
784 if (ret)
785 DBG("failed to restore crtc mode");
786 }
Rob Clarkcd5351f2011-11-12 12:09:40 -0600787}
788
Laurent Pinchart78b68552012-05-17 13:27:22 +0200789static const struct vm_operations_struct omap_gem_vm_ops = {
Rob Clarkcd5351f2011-11-12 12:09:40 -0600790 .fault = omap_gem_fault,
791 .open = drm_gem_vm_open,
792 .close = drm_gem_vm_close,
793};
794
Rob Clarkff4f3872012-01-16 12:51:14 -0600795static const struct file_operations omapdriver_fops = {
Laurent Pinchart222025e2015-01-11 00:02:07 +0200796 .owner = THIS_MODULE,
797 .open = drm_open,
798 .unlocked_ioctl = drm_ioctl,
799 .release = drm_release,
800 .mmap = omap_gem_mmap,
801 .poll = drm_poll,
802 .read = drm_read,
803 .llseek = noop_llseek,
Rob Clarkff4f3872012-01-16 12:51:14 -0600804};
805
Rob Clarkcd5351f2011-11-12 12:09:40 -0600806static struct drm_driver omap_drm_driver = {
Tomi Valkeinen728fea72015-10-02 11:10:41 +0300807 .driver_features = DRIVER_MODESET | DRIVER_GEM | DRIVER_PRIME |
808 DRIVER_ATOMIC,
Laurent Pinchart222025e2015-01-11 00:02:07 +0200809 .load = dev_load,
810 .unload = dev_unload,
811 .open = dev_open,
812 .lastclose = dev_lastclose,
Ville Syrjäläb44f8402015-09-30 16:46:48 +0300813 .get_vblank_counter = drm_vblank_no_hw_counter,
Laurent Pinchart222025e2015-01-11 00:02:07 +0200814 .enable_vblank = omap_irq_enable_vblank,
815 .disable_vblank = omap_irq_disable_vblank,
Andy Gross6169a1482011-12-15 21:05:17 -0600816#ifdef CONFIG_DEBUG_FS
Laurent Pinchart222025e2015-01-11 00:02:07 +0200817 .debugfs_init = omap_debugfs_init,
818 .debugfs_cleanup = omap_debugfs_cleanup,
Andy Gross6169a1482011-12-15 21:05:17 -0600819#endif
Laurent Pinchart222025e2015-01-11 00:02:07 +0200820 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
821 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
822 .gem_prime_export = omap_gem_prime_export,
823 .gem_prime_import = omap_gem_prime_import,
824 .gem_free_object = omap_gem_free_object,
825 .gem_vm_ops = &omap_gem_vm_ops,
826 .dumb_create = omap_gem_dumb_create,
827 .dumb_map_offset = omap_gem_dumb_map_offset,
828 .dumb_destroy = drm_gem_dumb_destroy,
829 .ioctls = ioctls,
830 .num_ioctls = DRM_OMAP_NUM_IOCTLS,
831 .fops = &omapdriver_fops,
832 .name = DRIVER_NAME,
833 .desc = DRIVER_DESC,
834 .date = DRIVER_DATE,
835 .major = DRIVER_MAJOR,
836 .minor = DRIVER_MINOR,
837 .patchlevel = DRIVER_PATCHLEVEL,
Rob Clarkcd5351f2011-11-12 12:09:40 -0600838};
839
Rob Clarkcd5351f2011-11-12 12:09:40 -0600840static int pdev_probe(struct platform_device *device)
841{
Archit Taneja3a01ab22014-01-02 14:49:51 +0530842 int r;
843
Tomi Valkeinen591a0ac2013-05-23 12:07:50 +0300844 if (omapdss_is_initialized() == false)
845 return -EPROBE_DEFER;
846
Archit Taneja3a01ab22014-01-02 14:49:51 +0530847 omap_crtc_pre_init();
848
849 r = omap_connect_dssdevs();
850 if (r) {
851 omap_crtc_pre_uninit();
852 return r;
853 }
854
Rob Clarkcd5351f2011-11-12 12:09:40 -0600855 DBG("%s", device->name);
856 return drm_platform_init(&omap_drm_driver, device);
857}
858
859static int pdev_remove(struct platform_device *device)
860{
861 DBG("");
Andy Gross5c137792012-03-05 10:48:39 -0600862
Tomi Valkeinen707cf582014-04-02 13:47:43 +0300863 drm_put_dev(platform_get_drvdata(device));
864
Archit Tanejacc823bd2014-01-02 14:49:52 +0530865 omap_disconnect_dssdevs();
866 omap_crtc_pre_uninit();
Daniel Vetterfd3c0252013-12-11 11:34:26 +0100867
Rob Clarkcd5351f2011-11-12 12:09:40 -0600868 return 0;
869}
870
Grygorii Strashko8450c8d2015-02-26 15:57:17 +0200871#ifdef CONFIG_PM_SLEEP
Tomi Valkeinen92bf0f92015-10-02 11:10:42 +0300872static int omap_drm_suspend_all_displays(void)
873{
874 struct omap_dss_device *dssdev = NULL;
875
876 for_each_dss_dev(dssdev) {
877 if (!dssdev->driver)
878 continue;
879
880 if (dssdev->state == OMAP_DSS_DISPLAY_ACTIVE) {
881 dssdev->driver->disable(dssdev);
882 dssdev->activate_after_resume = true;
883 } else {
884 dssdev->activate_after_resume = false;
885 }
886 }
887
888 return 0;
889}
890
891static int omap_drm_resume_all_displays(void)
892{
893 struct omap_dss_device *dssdev = NULL;
894
895 for_each_dss_dev(dssdev) {
896 if (!dssdev->driver)
897 continue;
898
899 if (dssdev->activate_after_resume) {
900 dssdev->driver->enable(dssdev);
901 dssdev->activate_after_resume = false;
902 }
903 }
904
905 return 0;
906}
907
Tomi Valkeinenccd7b5e2014-11-14 15:18:28 +0200908static int omap_drm_suspend(struct device *dev)
909{
910 struct drm_device *drm_dev = dev_get_drvdata(dev);
911
912 drm_kms_helper_poll_disable(drm_dev);
913
Tomi Valkeinen92bf0f92015-10-02 11:10:42 +0300914 drm_modeset_lock_all(drm_dev);
915 omap_drm_suspend_all_displays();
916 drm_modeset_unlock_all(drm_dev);
917
Tomi Valkeinenccd7b5e2014-11-14 15:18:28 +0200918 return 0;
919}
920
921static int omap_drm_resume(struct device *dev)
922{
923 struct drm_device *drm_dev = dev_get_drvdata(dev);
924
Tomi Valkeinen92bf0f92015-10-02 11:10:42 +0300925 drm_modeset_lock_all(drm_dev);
926 omap_drm_resume_all_displays();
927 drm_modeset_unlock_all(drm_dev);
928
Tomi Valkeinenccd7b5e2014-11-14 15:18:28 +0200929 drm_kms_helper_poll_enable(drm_dev);
930
931 return omap_gem_resume(dev);
932}
Andy Grosse78edba2012-12-19 14:53:37 -0600933#endif
934
Grygorii Strashko8450c8d2015-02-26 15:57:17 +0200935static SIMPLE_DEV_PM_OPS(omapdrm_pm_ops, omap_drm_suspend, omap_drm_resume);
936
Tomi Valkeinen6717cd22013-04-10 10:44:00 +0300937static struct platform_driver pdev = {
Laurent Pinchart222025e2015-01-11 00:02:07 +0200938 .driver = {
939 .name = DRIVER_NAME,
Laurent Pinchart222025e2015-01-11 00:02:07 +0200940 .pm = &omapdrm_pm_ops,
Laurent Pinchart222025e2015-01-11 00:02:07 +0200941 },
942 .probe = pdev_probe,
943 .remove = pdev_remove,
Rob Clarkcd5351f2011-11-12 12:09:40 -0600944};
945
Thierry Redinge1c49bd2015-12-02 17:23:31 +0100946static struct platform_driver * const drivers[] = {
947 &omap_dmm_driver,
948 &pdev,
949};
950
Rob Clarkcd5351f2011-11-12 12:09:40 -0600951static int __init omap_drm_init(void)
952{
953 DBG("init");
Tomi Valkeinenea7e3a62014-04-02 14:31:50 +0300954
Thierry Redinge1c49bd2015-12-02 17:23:31 +0100955 return platform_register_drivers(drivers, ARRAY_SIZE(drivers));
Rob Clarkcd5351f2011-11-12 12:09:40 -0600956}
957
958static void __exit omap_drm_fini(void)
959{
960 DBG("fini");
Tomi Valkeinenea7e3a62014-04-02 14:31:50 +0300961
Thierry Redinge1c49bd2015-12-02 17:23:31 +0100962 platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
Rob Clarkcd5351f2011-11-12 12:09:40 -0600963}
964
965/* need late_initcall() so we load after dss_driver's are loaded */
966late_initcall(omap_drm_init);
967module_exit(omap_drm_fini);
968
969MODULE_AUTHOR("Rob Clark <rob@ti.com>");
970MODULE_DESCRIPTION("OMAP DRM Display Driver");
971MODULE_ALIAS("platform:" DRIVER_NAME);
972MODULE_LICENSE("GPL v2");