Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / vendor / qcom-opensource / wlan / qca-wifi-host-cmn / 7b61c6ca74ca0174ffb8e21826eb35f29fe6dec1 / . / hif / src / ce / ce_reg.h
blob: 6879223649aa14c26f26e01fd5c46158cab37d00 [file] [log] [blame]
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]1/*
Manikandan Mohanafd6e882017-04-07 17:46:41 -0700[diff] [blame]2 * Copyright (c) 2015-2017 The Linux Foundation. All rights reserved.
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]3 *
4 * Previously licensed under the ISC license by Qualcomm Atheros, Inc.
5 *
6 *
7 * Permission to use, copy, modify, and/or distribute this software for
8 * any purpose with or without fee is hereby granted, provided that the
9 * above copyright notice and this permission notice appear in all
10 * copies.
11 *
12 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
13 * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
14 * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
15 * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
16 * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
17 * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
18 * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
19 * PERFORMANCE OF THIS SOFTWARE.
20 */
21
22/*
23 * This file was originally distributed by Qualcomm Atheros, Inc.
24 * under proprietary terms before Copyright ownership was assigned
25 * to the Linux Foundation.
26 */
27
28#ifndef __CE_REG_H__
29#define __CE_REG_H__
30
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]31#define COPY_ENGINE_ID(COPY_ENGINE_BASE_ADDRESS) ((COPY_ENGINE_BASE_ADDRESS \
32 - CE0_BASE_ADDRESS)/(CE1_BASE_ADDRESS - CE0_BASE_ADDRESS))
33
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]34#define DST_WR_INDEX_ADDRESS (scn->target_ce_def->d_DST_WR_INDEX_ADDRESS)
35#define SRC_WATERMARK_ADDRESS (scn->target_ce_def->d_SRC_WATERMARK_ADDRESS)
36#define SRC_WATERMARK_LOW_MASK (scn->target_ce_def->d_SRC_WATERMARK_LOW_MASK)
37#define SRC_WATERMARK_HIGH_MASK (scn->target_ce_def->d_SRC_WATERMARK_HIGH_MASK)
38#define DST_WATERMARK_LOW_MASK (scn->target_ce_def->d_DST_WATERMARK_LOW_MASK)
39#define DST_WATERMARK_HIGH_MASK (scn->target_ce_def->d_DST_WATERMARK_HIGH_MASK)
40#define CURRENT_SRRI_ADDRESS (scn->target_ce_def->d_CURRENT_SRRI_ADDRESS)
41#define CURRENT_DRRI_ADDRESS (scn->target_ce_def->d_CURRENT_DRRI_ADDRESS)
42
Manikandan Mohanafd6e882017-04-07 17:46:41 -0700[diff] [blame]43#define SHADOW_VALUE0 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_0)
44#define SHADOW_VALUE1 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_1)
45#define SHADOW_VALUE2 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_2)
46#define SHADOW_VALUE3 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_3)
47#define SHADOW_VALUE4 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_4)
48#define SHADOW_VALUE5 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_5)
49#define SHADOW_VALUE6 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_6)
50#define SHADOW_VALUE7 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_7)
51#define SHADOW_VALUE8 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_8)
52#define SHADOW_VALUE9 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_9)
53#define SHADOW_VALUE10 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_10)
54#define SHADOW_VALUE11 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_11)
55#define SHADOW_VALUE12 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_12)
56#define SHADOW_VALUE13 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_13)
57#define SHADOW_VALUE14 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_14)
58#define SHADOW_VALUE15 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_15)
59#define SHADOW_VALUE16 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_16)
60#define SHADOW_VALUE17 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_17)
61#define SHADOW_VALUE18 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_18)
62#define SHADOW_VALUE19 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_19)
63#define SHADOW_VALUE20 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_20)
64#define SHADOW_VALUE21 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_21)
65#define SHADOW_VALUE22 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_22)
66#define SHADOW_VALUE23 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_VALUE_23)
67#define SHADOW_ADDRESS0 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_0)
68#define SHADOW_ADDRESS1 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_1)
69#define SHADOW_ADDRESS2 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_2)
70#define SHADOW_ADDRESS3 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_3)
71#define SHADOW_ADDRESS4 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_4)
72#define SHADOW_ADDRESS5 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_5)
73#define SHADOW_ADDRESS6 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_6)
74#define SHADOW_ADDRESS7 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_7)
75#define SHADOW_ADDRESS8 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_8)
76#define SHADOW_ADDRESS9 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_9)
77#define SHADOW_ADDRESS10 \
78 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_10)
79#define SHADOW_ADDRESS11 \
80 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_11)
81#define SHADOW_ADDRESS12 \
82 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_12)
83#define SHADOW_ADDRESS13 \
84 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_13)
85#define SHADOW_ADDRESS14 \
86 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_14)
87#define SHADOW_ADDRESS15 \
88 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_15)
89#define SHADOW_ADDRESS16 \
90 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_16)
91#define SHADOW_ADDRESS17 \
92 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_17)
93#define SHADOW_ADDRESS18 \
94 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_18)
95#define SHADOW_ADDRESS19 \
96 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_19)
97#define SHADOW_ADDRESS20 \
98 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_20)
99#define SHADOW_ADDRESS21 \
100 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_21)
101#define SHADOW_ADDRESS22 \
102 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_22)
103#define SHADOW_ADDRESS23 \
104 (scn->host_shadow_regs->d_A_LOCAL_SHADOW_REG_ADDRESS_23)
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]105
Manikandan Mohanafd6e882017-04-07 17:46:41 -0700[diff] [blame]106#define SHADOW_ADDRESS(i) \
107 (SHADOW_ADDRESS0 + i*(SHADOW_ADDRESS1-SHADOW_ADDRESS0))
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]108
109#define HOST_IS_SRC_RING_HIGH_WATERMARK_MASK \
110 (scn->target_ce_def->d_HOST_IS_SRC_RING_HIGH_WATERMARK_MASK)
111#define HOST_IS_SRC_RING_LOW_WATERMARK_MASK \
112 (scn->target_ce_def->d_HOST_IS_SRC_RING_LOW_WATERMARK_MASK)
113#define HOST_IS_DST_RING_HIGH_WATERMARK_MASK \
114 (scn->target_ce_def->d_HOST_IS_DST_RING_HIGH_WATERMARK_MASK)
115#define HOST_IS_DST_RING_LOW_WATERMARK_MASK \
116 (scn->target_ce_def->d_HOST_IS_DST_RING_LOW_WATERMARK_MASK)
117#define MISC_IS_ADDRESS (scn->target_ce_def->d_MISC_IS_ADDRESS)
118#define HOST_IS_COPY_COMPLETE_MASK \
119 (scn->target_ce_def->d_HOST_IS_COPY_COMPLETE_MASK)
120#define CE_WRAPPER_BASE_ADDRESS (scn->target_ce_def->d_CE_WRAPPER_BASE_ADDRESS)
121#define CE_WRAPPER_INTERRUPT_SUMMARY_ADDRESS \
122 (scn->target_ce_def->d_CE_WRAPPER_INTERRUPT_SUMMARY_ADDRESS)
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]123#define CE_DDR_ADDRESS_FOR_RRI_LOW \
124 (scn->target_ce_def->d_CE_DDR_ADDRESS_FOR_RRI_LOW)
125#define CE_DDR_ADDRESS_FOR_RRI_HIGH \
126 (scn->target_ce_def->d_CE_DDR_ADDRESS_FOR_RRI_HIGH)
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]127#define HOST_IE_COPY_COMPLETE_MASK \
128 (scn->target_ce_def->d_HOST_IE_COPY_COMPLETE_MASK)
129#define SR_BA_ADDRESS (scn->target_ce_def->d_SR_BA_ADDRESS)
130#define SR_BA_ADDRESS_HIGH (scn->target_ce_def->d_SR_BA_ADDRESS_HIGH)
131#define SR_SIZE_ADDRESS (scn->target_ce_def->d_SR_SIZE_ADDRESS)
132#define CE_CTRL1_ADDRESS (scn->target_ce_def->d_CE_CTRL1_ADDRESS)
133#define CE_CTRL1_DMAX_LENGTH_MASK \
134 (scn->target_ce_def->d_CE_CTRL1_DMAX_LENGTH_MASK)
135#define DR_BA_ADDRESS (scn->target_ce_def->d_DR_BA_ADDRESS)
136#define DR_BA_ADDRESS_HIGH (scn->target_ce_def->d_DR_BA_ADDRESS_HIGH)
137#define DR_SIZE_ADDRESS (scn->target_ce_def->d_DR_SIZE_ADDRESS)
138#define CE_CMD_REGISTER (scn->target_ce_def->d_CE_CMD_REGISTER)
139#define CE_MSI_ADDRESS (scn->target_ce_def->d_CE_MSI_ADDRESS)
140#define CE_MSI_ADDRESS_HIGH (scn->target_ce_def->d_CE_MSI_ADDRESS_HIGH)
141#define CE_MSI_DATA (scn->target_ce_def->d_CE_MSI_DATA)
142#define CE_MSI_ENABLE_BIT (scn->target_ce_def->d_CE_MSI_ENABLE_BIT)
143#define MISC_IE_ADDRESS (scn->target_ce_def->d_MISC_IE_ADDRESS)
144#define MISC_IS_AXI_ERR_MASK (scn->target_ce_def->d_MISC_IS_AXI_ERR_MASK)
145#define MISC_IS_DST_ADDR_ERR_MASK \
146 (scn->target_ce_def->d_MISC_IS_DST_ADDR_ERR_MASK)
147#define MISC_IS_SRC_LEN_ERR_MASK \
148 (scn->target_ce_def->d_MISC_IS_SRC_LEN_ERR_MASK)
149#define MISC_IS_DST_MAX_LEN_VIO_MASK \
150 (scn->target_ce_def->d_MISC_IS_DST_MAX_LEN_VIO_MASK)
151#define MISC_IS_DST_RING_OVERFLOW_MASK \
152 (scn->target_ce_def->d_MISC_IS_DST_RING_OVERFLOW_MASK)
153#define MISC_IS_SRC_RING_OVERFLOW_MASK \
154 (scn->target_ce_def->d_MISC_IS_SRC_RING_OVERFLOW_MASK)
155#define SRC_WATERMARK_LOW_LSB (scn->target_ce_def->d_SRC_WATERMARK_LOW_LSB)
156#define SRC_WATERMARK_HIGH_LSB (scn->target_ce_def->d_SRC_WATERMARK_HIGH_LSB)
157#define DST_WATERMARK_LOW_LSB (scn->target_ce_def->d_DST_WATERMARK_LOW_LSB)
158#define DST_WATERMARK_HIGH_LSB (scn->target_ce_def->d_DST_WATERMARK_HIGH_LSB)
159#define CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_MASK \
160 (scn->target_ce_def->d_CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_MASK)
161#define CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_LSB \
162 (scn->target_ce_def->d_CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_LSB)
Manikandan Mohanafd6e882017-04-07 17:46:41 -0700[diff] [blame]163#define CE_CTRL1_DMAX_LENGTH_LSB \
164 (scn->target_ce_def->d_CE_CTRL1_DMAX_LENGTH_LSB)
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]165#define CE_CTRL1_IDX_UPD_EN (scn->target_ce_def->d_CE_CTRL1_IDX_UPD_EN_MASK)
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]166#define CE_CTRL1_SRC_RING_BYTE_SWAP_EN_MASK \
167 (scn->target_ce_def->d_CE_CTRL1_SRC_RING_BYTE_SWAP_EN_MASK)
168#define CE_CTRL1_DST_RING_BYTE_SWAP_EN_MASK \
169 (scn->target_ce_def->d_CE_CTRL1_DST_RING_BYTE_SWAP_EN_MASK)
170#define CE_CTRL1_SRC_RING_BYTE_SWAP_EN_LSB \
171 (scn->target_ce_def->d_CE_CTRL1_SRC_RING_BYTE_SWAP_EN_LSB)
172#define CE_CTRL1_DST_RING_BYTE_SWAP_EN_LSB \
173 (scn->target_ce_def->d_CE_CTRL1_DST_RING_BYTE_SWAP_EN_LSB)
174#define WLAN_DEBUG_INPUT_SEL_OFFSET \
175 (scn->targetdef->d_WLAN_DEBUG_INPUT_SEL_OFFSET)
176#define WLAN_DEBUG_INPUT_SEL_SRC_MSB \
177 (scn->targetdef->d_WLAN_DEBUG_INPUT_SEL_SRC_MSB)
178#define WLAN_DEBUG_INPUT_SEL_SRC_LSB \
179 (scn->targetdef->d_WLAN_DEBUG_INPUT_SEL_SRC_LSB)
180#define WLAN_DEBUG_INPUT_SEL_SRC_MASK \
181 (scn->targetdef->d_WLAN_DEBUG_INPUT_SEL_SRC_MASK)
182#define WLAN_DEBUG_CONTROL_OFFSET (scn->targetdef->d_WLAN_DEBUG_CONTROL_OFFSET)
183#define WLAN_DEBUG_CONTROL_ENABLE_MSB \
184 (scn->targetdef->d_WLAN_DEBUG_CONTROL_ENABLE_MSB)
185#define WLAN_DEBUG_CONTROL_ENABLE_LSB \
186 (scn->targetdef->d_WLAN_DEBUG_CONTROL_ENABLE_LSB)
187#define WLAN_DEBUG_CONTROL_ENABLE_MASK \
188 (scn->targetdef->d_WLAN_DEBUG_CONTROL_ENABLE_MASK)
189#define WLAN_DEBUG_OUT_OFFSET (scn->targetdef->d_WLAN_DEBUG_OUT_OFFSET)
190#define WLAN_DEBUG_OUT_DATA_MSB (scn->targetdef->d_WLAN_DEBUG_OUT_DATA_MSB)
191#define WLAN_DEBUG_OUT_DATA_LSB (scn->targetdef->d_WLAN_DEBUG_OUT_DATA_LSB)
192#define WLAN_DEBUG_OUT_DATA_MASK (scn->targetdef->d_WLAN_DEBUG_OUT_DATA_MASK)
193#define AMBA_DEBUG_BUS_OFFSET (scn->targetdef->d_AMBA_DEBUG_BUS_OFFSET)
194#define AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_MSB \
195 (scn->targetdef->d_AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_MSB)
196#define AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_LSB \
197 (scn->targetdef->d_AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_LSB)
198#define AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_MASK \
199 (scn->targetdef->d_AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_MASK)
200#define AMBA_DEBUG_BUS_SEL_MSB (scn->targetdef->d_AMBA_DEBUG_BUS_SEL_MSB)
201#define AMBA_DEBUG_BUS_SEL_LSB (scn->targetdef->d_AMBA_DEBUG_BUS_SEL_LSB)
202#define AMBA_DEBUG_BUS_SEL_MASK (scn->targetdef->d_AMBA_DEBUG_BUS_SEL_MASK)
Manikandan Mohanafd6e882017-04-07 17:46:41 -0700[diff] [blame]203#define CE_WRAPPER_DEBUG_OFFSET \
204 (scn->target_ce_def->d_CE_WRAPPER_DEBUG_OFFSET)
205#define CE_WRAPPER_DEBUG_SEL_MSB \
206 (scn->target_ce_def->d_CE_WRAPPER_DEBUG_SEL_MSB)
207#define CE_WRAPPER_DEBUG_SEL_LSB \
208 (scn->target_ce_def->d_CE_WRAPPER_DEBUG_SEL_LSB)
209#define CE_WRAPPER_DEBUG_SEL_MASK \
210 (scn->target_ce_def->d_CE_WRAPPER_DEBUG_SEL_MASK)
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]211#define CE_DEBUG_OFFSET (scn->target_ce_def->d_CE_DEBUG_OFFSET)
212#define CE_DEBUG_SEL_MSB (scn->target_ce_def->d_CE_DEBUG_SEL_MSB)
213#define CE_DEBUG_SEL_LSB (scn->target_ce_def->d_CE_DEBUG_SEL_LSB)
214#define CE_DEBUG_SEL_MASK (scn->target_ce_def->d_CE_DEBUG_SEL_MASK)
215#define HOST_IE_ADDRESS (scn->target_ce_def->d_HOST_IE_ADDRESS)
Karunakar Dasineni7b61c6c2017-05-30 11:17:47 -0700[diff] [blame^]216#define HOST_IE_REG1_CE_LSB (scn->target_ce_def->d_HOST_IE_REG1_CE_LSB)
Venkateswara Swamy Bandaru2aa2c692016-09-20 20:25:39 +0530[diff] [blame]217#define HOST_IE_ADDRESS_2 (scn->target_ce_def->d_HOST_IE_ADDRESS_2)
Karunakar Dasineni7b61c6c2017-05-30 11:17:47 -0700[diff] [blame^]218#define HOST_IE_REG2_CE_LSB (scn->target_ce_def->d_HOST_IE_REG2_CE_LSB)
219#define HOST_IE_ADDRESS_3 (scn->target_ce_def->d_HOST_IE_ADDRESS_3)
220#define HOST_IE_REG3_CE_LSB (scn->target_ce_def->d_HOST_IE_REG3_CE_LSB)
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]221#define HOST_IS_ADDRESS (scn->target_ce_def->d_HOST_IS_ADDRESS)
222
223#define SRC_WATERMARK_LOW_SET(x) \
224 (((x) << SRC_WATERMARK_LOW_LSB) & SRC_WATERMARK_LOW_MASK)
225#define SRC_WATERMARK_HIGH_SET(x) \
226 (((x) << SRC_WATERMARK_HIGH_LSB) & SRC_WATERMARK_HIGH_MASK)
227#define DST_WATERMARK_LOW_SET(x) \
228 (((x) << DST_WATERMARK_LOW_LSB) & DST_WATERMARK_LOW_MASK)
229#define DST_WATERMARK_HIGH_SET(x) \
230 (((x) << DST_WATERMARK_HIGH_LSB) & DST_WATERMARK_HIGH_MASK)
231#define CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_GET(x) \
232 (((x) & CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_MASK) >> \
233 CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_LSB)
234#define CE_CTRL1_DMAX_LENGTH_SET(x) \
235 (((x) << CE_CTRL1_DMAX_LENGTH_LSB) & CE_CTRL1_DMAX_LENGTH_MASK)
236#define CE_CTRL1_SRC_RING_BYTE_SWAP_EN_SET(x) \
237 (((x) << CE_CTRL1_SRC_RING_BYTE_SWAP_EN_LSB) & \
238 CE_CTRL1_SRC_RING_BYTE_SWAP_EN_MASK)
239#define CE_CTRL1_DST_RING_BYTE_SWAP_EN_SET(x) \
240 (((x) << CE_CTRL1_DST_RING_BYTE_SWAP_EN_LSB) & \
241 CE_CTRL1_DST_RING_BYTE_SWAP_EN_MASK)
242#define WLAN_DEBUG_INPUT_SEL_SRC_GET(x) \
243 (((x) & WLAN_DEBUG_INPUT_SEL_SRC_MASK) >> \
244 WLAN_DEBUG_INPUT_SEL_SRC_LSB)
245#define WLAN_DEBUG_INPUT_SEL_SRC_SET(x) \
246 (((x) << WLAN_DEBUG_INPUT_SEL_SRC_LSB) & \
247 WLAN_DEBUG_INPUT_SEL_SRC_MASK)
248#define WLAN_DEBUG_CONTROL_ENABLE_GET(x) \
249 (((x) & WLAN_DEBUG_CONTROL_ENABLE_MASK) >> \
250 WLAN_DEBUG_CONTROL_ENABLE_LSB)
251#define WLAN_DEBUG_CONTROL_ENABLE_SET(x) \
252 (((x) << WLAN_DEBUG_CONTROL_ENABLE_LSB) & \
253 WLAN_DEBUG_CONTROL_ENABLE_MASK)
254#define WLAN_DEBUG_OUT_DATA_GET(x) \
255 (((x) & WLAN_DEBUG_OUT_DATA_MASK) >> WLAN_DEBUG_OUT_DATA_LSB)
256#define WLAN_DEBUG_OUT_DATA_SET(x) \
257 (((x) << WLAN_DEBUG_OUT_DATA_LSB) & WLAN_DEBUG_OUT_DATA_MASK)
258#define AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_GET(x) \
259 (((x) & AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_MASK) >> \
260 AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_LSB)
261#define AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_SET(x) \
262 (((x) << AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_LSB) & \
263 AMBA_DEBUG_BUS_PCIE_DEBUG_SEL_MASK)
264#define AMBA_DEBUG_BUS_SEL_GET(x) \
265 (((x) & AMBA_DEBUG_BUS_SEL_MASK) >> AMBA_DEBUG_BUS_SEL_LSB)
266#define AMBA_DEBUG_BUS_SEL_SET(x) \
267 (((x) << AMBA_DEBUG_BUS_SEL_LSB) & AMBA_DEBUG_BUS_SEL_MASK)
268#define CE_WRAPPER_DEBUG_SEL_GET(x) \
269 (((x) & CE_WRAPPER_DEBUG_SEL_MASK) >> CE_WRAPPER_DEBUG_SEL_LSB)
270#define CE_WRAPPER_DEBUG_SEL_SET(x) \
271 (((x) << CE_WRAPPER_DEBUG_SEL_LSB) & CE_WRAPPER_DEBUG_SEL_MASK)
272#define CE_DEBUG_SEL_GET(x) (((x) & CE_DEBUG_SEL_MASK) >> CE_DEBUG_SEL_LSB)
273#define CE_DEBUG_SEL_SET(x) (((x) << CE_DEBUG_SEL_LSB) & CE_DEBUG_SEL_MASK)
Karunakar Dasineni7b61c6c2017-05-30 11:17:47 -0700[diff] [blame^]274#define HOST_IE_REG1_CE_BIT(_ce_id) (1 << (_ce_id + HOST_IE_REG1_CE_LSB))
275#define HOST_IE_REG2_CE_BIT(_ce_id) (1 << (_ce_id + HOST_IE_REG2_CE_LSB))
276#define HOST_IE_REG3_CE_BIT(_ce_id) (1 << (_ce_id + HOST_IE_REG3_CE_LSB))
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]277
Komal Seelam644263d2016-02-22 20:45:49 +0530[diff] [blame]278uint32_t DEBUG_CE_SRC_RING_READ_IDX_GET(struct hif_softc *scn,
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]279 uint32_t CE_ctrl_addr);
Komal Seelam644263d2016-02-22 20:45:49 +0530[diff] [blame]280uint32_t DEBUG_CE_DEST_RING_READ_IDX_GET(struct hif_softc *scn,
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]281 uint32_t CE_ctrl_addr);
282
283#define BITS0_TO_31(val) ((uint32_t)((uint64_t)(paddr_rri_on_ddr)\
284 & (uint64_t)(0xFFFFFFFF)))
285#define BITS32_TO_35(val) ((uint32_t)(((uint64_t)(paddr_rri_on_ddr)\
286 & (uint64_t)(0xF00000000))>>32))
287
288#define VADDR_FOR_CE(scn, CE_ctrl_addr)\
Hardik Kantilal Patel34373922016-07-13 22:14:14 +0530[diff] [blame]289 ((scn->vaddr_rri_on_ddr) + COPY_ENGINE_ID(CE_ctrl_addr))
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]290
291#define SRRI_FROM_DDR_ADDR(addr) ((*(addr)) & 0xFFFF)
292#define DRRI_FROM_DDR_ADDR(addr) (((*(addr))>>16) & 0xFFFF)
293
Houston Hoffman47808172016-05-06 10:04:21 -0700[diff] [blame]294#define CE_SRC_RING_READ_IDX_GET_FROM_REGISTER(scn, CE_ctrl_addr) \
295 A_TARGET_READ(scn, (CE_ctrl_addr) + CURRENT_SRRI_ADDRESS)
296#define CE_DEST_RING_READ_IDX_GET_FROM_REGISTER(scn, CE_ctrl_addr) \
297 A_TARGET_READ(scn, (CE_ctrl_addr) + CURRENT_DRRI_ADDRESS)
298
Houston Hoffman5998d5f2015-12-03 13:25:05 -0800[diff] [blame]299#ifdef ADRASTEA_RRI_ON_DDR
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]300#ifdef SHADOW_REG_DEBUG
301#define CE_SRC_RING_READ_IDX_GET_FROM_DDR(scn, CE_ctrl_addr)\
302 DEBUG_CE_SRC_RING_READ_IDX_GET(scn, CE_ctrl_addr)
303#define CE_DEST_RING_READ_IDX_GET_FROM_DDR(scn, CE_ctrl_addr)\
304 DEBUG_CE_DEST_RING_READ_IDX_GET(scn, CE_ctrl_addr)
305#else
306#define CE_SRC_RING_READ_IDX_GET_FROM_DDR(scn, CE_ctrl_addr)\
307 SRRI_FROM_DDR_ADDR(VADDR_FOR_CE(scn, CE_ctrl_addr))
308#define CE_DEST_RING_READ_IDX_GET_FROM_DDR(scn, CE_ctrl_addr)\
309 DRRI_FROM_DDR_ADDR(VADDR_FOR_CE(scn, CE_ctrl_addr))
310#endif
311
Komal Seelam644263d2016-02-22 20:45:49 +0530[diff] [blame]312unsigned int hif_get_src_ring_read_index(struct hif_softc *scn,
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]313 uint32_t CE_ctrl_addr);
Komal Seelam644263d2016-02-22 20:45:49 +0530[diff] [blame]314unsigned int hif_get_dst_ring_read_index(struct hif_softc *scn,
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]315 uint32_t CE_ctrl_addr);
316
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]317#define CE_SRC_RING_READ_IDX_GET(scn, CE_ctrl_addr)\
318 hif_get_src_ring_read_index(scn, CE_ctrl_addr)
319#define CE_DEST_RING_READ_IDX_GET(scn, CE_ctrl_addr)\
320 hif_get_dst_ring_read_index(scn, CE_ctrl_addr)
321#else
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]322#define CE_SRC_RING_READ_IDX_GET(scn, CE_ctrl_addr) \
Houston Hoffman47808172016-05-06 10:04:21 -0700[diff] [blame]323 CE_SRC_RING_READ_IDX_GET_FROM_REGISTER(scn, CE_ctrl_addr)
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]324#define CE_DEST_RING_READ_IDX_GET(scn, CE_ctrl_addr)\
Houston Hoffman47808172016-05-06 10:04:21 -0700[diff] [blame]325 CE_DEST_RING_READ_IDX_GET_FROM_REGISTER(scn, CE_ctrl_addr)
Houston Hoffman5998d5f2015-12-03 13:25:05 -0800[diff] [blame]326
327/**
328 * if RRI on DDR is not enabled, get idx from ddr defaults to
329 * using the register value & force wake must be used for
330 * non interrupt processing.
331 */
332#define CE_SRC_RING_READ_IDX_GET_FROM_DDR(scn, CE_ctrl_addr)\
333 A_TARGET_READ(scn, (CE_ctrl_addr) + CURRENT_SRRI_ADDRESS)
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]334#endif
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]335
336#define CE_SRC_RING_BASE_ADDR_SET(scn, CE_ctrl_addr, addr) \
337 A_TARGET_WRITE(scn, (CE_ctrl_addr) + SR_BA_ADDRESS, (addr))
338
339#define CE_SRC_RING_BASE_ADDR_HIGH_SET(scn, CE_ctrl_addr, addr) \
340 A_TARGET_WRITE(scn, (CE_ctrl_addr) + SR_BA_ADDRESS_HIGH, (addr))
341
342#define CE_SRC_RING_BASE_ADDR_HIGH_GET(scn, CE_ctrl_addr) \
343 A_TARGET_READ(scn, (CE_ctrl_addr) + SR_BA_ADDRESS_HIGH)
344
345#define CE_SRC_RING_SZ_SET(scn, CE_ctrl_addr, n) \
346 A_TARGET_WRITE(scn, (CE_ctrl_addr) + SR_SIZE_ADDRESS, (n))
347
348#define CE_SRC_RING_DMAX_SET(scn, CE_ctrl_addr, n) \
349 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_CTRL1_ADDRESS, \
350 (A_TARGET_READ(scn, (CE_ctrl_addr) + \
351 CE_CTRL1_ADDRESS) & ~CE_CTRL1_DMAX_LENGTH_MASK) | \
352 CE_CTRL1_DMAX_LENGTH_SET(n))
353
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]354#define CE_IDX_UPD_EN_SET(scn, CE_ctrl_addr) \
355 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_CTRL1_ADDRESS, \
356 (A_TARGET_READ(scn, (CE_ctrl_addr) + CE_CTRL1_ADDRESS) \
357 | CE_CTRL1_IDX_UPD_EN))
358
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]359#define CE_CMD_REGISTER_GET(scn, CE_ctrl_addr) \
360 A_TARGET_READ(scn, (CE_ctrl_addr) + CE_CMD_REGISTER)
361
362#define CE_CMD_REGISTER_SET(scn, CE_ctrl_addr, n) \
363 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_CMD_REGISTER, n)
364
365#define CE_MSI_ADDR_LOW_SET(scn, CE_ctrl_addr, addr) \
366 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_MSI_ADDRESS, (addr))
367
368#define CE_MSI_ADDR_HIGH_SET(scn, CE_ctrl_addr, addr) \
369 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_MSI_ADDRESS_HIGH, (addr))
370
371#define CE_MSI_DATA_SET(scn, CE_ctrl_addr, data) \
372 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_MSI_DATA, (data))
373
374#define CE_CTRL_REGISTER1_SET(scn, CE_ctrl_addr, val) \
375 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_CTRL1_ADDRESS, val)
376
377#define CE_CTRL_REGISTER1_GET(scn, CE_ctrl_addr) \
378 A_TARGET_READ(scn, (CE_ctrl_addr) + CE_CTRL1_ADDRESS)
379
380#define CE_SRC_RING_BYTE_SWAP_SET(scn, CE_ctrl_addr, n) \
381 A_TARGET_WRITE(scn, (CE_ctrl_addr) + CE_CTRL1_ADDRESS, \
Houston Hoffman6296c3e2016-07-12 18:43:32 -0700[diff] [blame]382 (A_TARGET_READ(scn, \
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]383 (CE_ctrl_addr) + CE_CTRL1_ADDRESS) \
384 & ~CE_CTRL1_SRC_RING_BYTE_SWAP_EN_MASK) | \
385 CE_CTRL1_SRC_RING_BYTE_SWAP_EN_SET(n))
386
387#define CE_DEST_RING_BYTE_SWAP_SET(scn, CE_ctrl_addr, n) \
388 A_TARGET_WRITE(scn, (CE_ctrl_addr)+CE_CTRL1_ADDRESS, \
Houston Hoffman6296c3e2016-07-12 18:43:32 -0700[diff] [blame]389 (A_TARGET_READ(scn, \
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]390 (CE_ctrl_addr) + CE_CTRL1_ADDRESS) \
391 & ~CE_CTRL1_DST_RING_BYTE_SWAP_EN_MASK) | \
392 CE_CTRL1_DST_RING_BYTE_SWAP_EN_SET(n))
393
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]394
395#define CE_DEST_RING_BASE_ADDR_SET(scn, CE_ctrl_addr, addr) \
396 A_TARGET_WRITE(scn, (CE_ctrl_addr) + DR_BA_ADDRESS, (addr))
397
398#define CE_DEST_RING_BASE_ADDR_HIGH_SET(scn, CE_ctrl_addr, addr) \
399 A_TARGET_WRITE(scn, (CE_ctrl_addr) + DR_BA_ADDRESS_HIGH, (addr))
400
401#define CE_DEST_RING_BASE_ADDR_HIGH_GET(scn, CE_ctrl_addr) \
402 A_TARGET_READ(scn, (CE_ctrl_addr) + DR_BA_ADDRESS_HIGH)
403
404#define CE_DEST_RING_SZ_SET(scn, CE_ctrl_addr, n) \
405 A_TARGET_WRITE(scn, (CE_ctrl_addr) + DR_SIZE_ADDRESS, (n))
406
407#define CE_SRC_RING_HIGHMARK_SET(scn, CE_ctrl_addr, n) \
408 A_TARGET_WRITE(scn, (CE_ctrl_addr) + SRC_WATERMARK_ADDRESS, \
409 (A_TARGET_READ(scn, \
410 (CE_ctrl_addr) + SRC_WATERMARK_ADDRESS) \
411 & ~SRC_WATERMARK_HIGH_MASK) | \
412 SRC_WATERMARK_HIGH_SET(n))
413
414#define CE_SRC_RING_LOWMARK_SET(scn, CE_ctrl_addr, n) \
415 A_TARGET_WRITE(scn, (CE_ctrl_addr) + SRC_WATERMARK_ADDRESS, \
416 (A_TARGET_READ(scn, \
417 (CE_ctrl_addr) + SRC_WATERMARK_ADDRESS) \
418 & ~SRC_WATERMARK_LOW_MASK) | \
419 SRC_WATERMARK_LOW_SET(n))
420
421#define CE_DEST_RING_HIGHMARK_SET(scn, CE_ctrl_addr, n) \
422 A_TARGET_WRITE(scn, (CE_ctrl_addr) + DST_WATERMARK_ADDRESS, \
423 (A_TARGET_READ(scn, \
424 (CE_ctrl_addr) + DST_WATERMARK_ADDRESS) \
425 & ~DST_WATERMARK_HIGH_MASK) | \
426 DST_WATERMARK_HIGH_SET(n))
427
428#define CE_DEST_RING_LOWMARK_SET(scn, CE_ctrl_addr, n) \
429 A_TARGET_WRITE(scn, (CE_ctrl_addr) + DST_WATERMARK_ADDRESS, \
430 (A_TARGET_READ(scn, \
431 (CE_ctrl_addr) + DST_WATERMARK_ADDRESS) \
432 & ~DST_WATERMARK_LOW_MASK) | \
433 DST_WATERMARK_LOW_SET(n))
434
435#define CE_COPY_COMPLETE_INTR_ENABLE(scn, CE_ctrl_addr) \
436 A_TARGET_WRITE(scn, (CE_ctrl_addr) + HOST_IE_ADDRESS, \
437 A_TARGET_READ(scn, \
438 (CE_ctrl_addr) + HOST_IE_ADDRESS) | \
439 HOST_IE_COPY_COMPLETE_MASK)
440
441#define CE_COPY_COMPLETE_INTR_DISABLE(scn, CE_ctrl_addr) \
442 A_TARGET_WRITE(scn, (CE_ctrl_addr) + HOST_IE_ADDRESS, \
443 A_TARGET_READ(scn, \
444 (CE_ctrl_addr) + HOST_IE_ADDRESS) \
445 & ~HOST_IE_COPY_COMPLETE_MASK)
446
447#define CE_BASE_ADDRESS(CE_id) \
448 CE0_BASE_ADDRESS + ((CE1_BASE_ADDRESS - \
449 CE0_BASE_ADDRESS)*(CE_id))
450
451#define CE_WATERMARK_INTR_ENABLE(scn, CE_ctrl_addr) \
452 A_TARGET_WRITE(scn, (CE_ctrl_addr) + HOST_IE_ADDRESS, \
453 A_TARGET_READ(scn, \
454 (CE_ctrl_addr) + HOST_IE_ADDRESS) | \
455 CE_WATERMARK_MASK)
456
457#define CE_WATERMARK_INTR_DISABLE(scn, CE_ctrl_addr) \
458 A_TARGET_WRITE(scn, (CE_ctrl_addr) + HOST_IE_ADDRESS, \
459 A_TARGET_READ(scn, \
460 (CE_ctrl_addr) + HOST_IE_ADDRESS) \
461 & ~CE_WATERMARK_MASK)
462
463#define CE_ERROR_INTR_ENABLE(scn, CE_ctrl_addr) \
464 A_TARGET_WRITE(scn, (CE_ctrl_addr) + MISC_IE_ADDRESS, \
465 A_TARGET_READ(scn, \
466 (CE_ctrl_addr) + MISC_IE_ADDRESS) | CE_ERROR_MASK)
467
468#define CE_MISC_INT_STATUS_GET(scn, CE_ctrl_addr) \
469 A_TARGET_READ(scn, (CE_ctrl_addr) + MISC_IS_ADDRESS)
470
471#define CE_ENGINE_INT_STATUS_GET(scn, CE_ctrl_addr) \
472 A_TARGET_READ(scn, (CE_ctrl_addr) + HOST_IS_ADDRESS)
473
474#define CE_ENGINE_INT_STATUS_CLEAR(scn, CE_ctrl_addr, mask) \
475 A_TARGET_WRITE(scn, (CE_ctrl_addr) + HOST_IS_ADDRESS, (mask))
476
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]477#define CE_WATERMARK_MASK (HOST_IS_SRC_RING_LOW_WATERMARK_MASK | \
478 HOST_IS_SRC_RING_HIGH_WATERMARK_MASK | \
479 HOST_IS_DST_RING_LOW_WATERMARK_MASK | \
480 HOST_IS_DST_RING_HIGH_WATERMARK_MASK)
481
482#define CE_ERROR_MASK (MISC_IS_AXI_ERR_MASK | \
483 MISC_IS_DST_ADDR_ERR_MASK | \
484 MISC_IS_SRC_LEN_ERR_MASK | \
485 MISC_IS_DST_MAX_LEN_VIO_MASK | \
486 MISC_IS_DST_RING_OVERFLOW_MASK | \
487 MISC_IS_SRC_RING_OVERFLOW_MASK)
488
489#define CE_SRC_RING_TO_DESC(baddr, idx) \
490 (&(((struct CE_src_desc *)baddr)[idx]))
491#define CE_DEST_RING_TO_DESC(baddr, idx) \
492 (&(((struct CE_dest_desc *)baddr)[idx]))
493
494/* Ring arithmetic (modulus number of entries in ring, which is a pwr of 2). */
495#define CE_RING_DELTA(nentries_mask, fromidx, toidx) \
496 (((int)(toidx)-(int)(fromidx)) & (nentries_mask))
497
498#define CE_RING_IDX_INCR(nentries_mask, idx) \
499 (((idx) + 1) & (nentries_mask))
500
501#define CE_RING_IDX_ADD(nentries_mask, idx, num) \
502 (((idx) + (num)) & (nentries_mask))
503
504#define CE_INTERRUPT_SUMMARY(scn) \
505 CE_WRAPPER_INTERRUPT_SUMMARY_HOST_MSI_GET( \
506 A_TARGET_READ(scn, CE_WRAPPER_BASE_ADDRESS + \
507 CE_WRAPPER_INTERRUPT_SUMMARY_ADDRESS))
508
Sanjay Devnanicdab59e2015-11-12 14:43:58 -0800[diff] [blame]509#define READ_CE_DDR_ADDRESS_FOR_RRI_LOW(scn) \
510 (A_TARGET_READ(scn, \
511 CE_WRAPPER_BASE_ADDRESS + CE_DDR_ADDRESS_FOR_RRI_LOW))
512
513#define READ_CE_DDR_ADDRESS_FOR_RRI_HIGH(scn) \
514 (A_TARGET_READ(scn, \
515 CE_WRAPPER_BASE_ADDRESS + CE_DDR_ADDRESS_FOR_RRI_HIGH))
516
517#define WRITE_CE_DDR_ADDRESS_FOR_RRI_LOW(scn, val) \
518 (A_TARGET_WRITE(scn, \
519 CE_WRAPPER_BASE_ADDRESS + CE_DDR_ADDRESS_FOR_RRI_LOW, \
520 val))
521
522#define WRITE_CE_DDR_ADDRESS_FOR_RRI_HIGH(scn, val) \
523 (A_TARGET_WRITE(scn, \
524 CE_WRAPPER_BASE_ADDRESS + CE_DDR_ADDRESS_FOR_RRI_HIGH, \
525 val))
526
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]527/*Macro to increment CE packet errors*/
528#define OL_ATH_CE_PKT_ERROR_COUNT_INCR(_scn, _ce_ecode) \
529 do { if (_ce_ecode == CE_RING_DELTA_FAIL) \
530 (_scn->pkt_stats.ce_ring_delta_fail_count) \
531 += 1; } while (0)
532
533/* Given a Copy Engine's ID, determine the interrupt number for that
534 * copy engine's interrupts.
535 */
536#define CE_ID_TO_INUM(id) (A_INUM_CE0_COPY_COMP_BASE + (id))
537#define CE_INUM_TO_ID(inum) ((inum) - A_INUM_CE0_COPY_COMP_BASE)
538#define CE0_BASE_ADDRESS (scn->target_ce_def->d_CE0_BASE_ADDRESS)
539#define CE1_BASE_ADDRESS (scn->target_ce_def->d_CE1_BASE_ADDRESS)
540
Houston Hoffman47808172016-05-06 10:04:21 -0700[diff] [blame]541
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]542#ifdef ADRASTEA_SHADOW_REGISTERS
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]543#define NUM_SHADOW_REGISTERS 24
Komal Seelam644263d2016-02-22 20:45:49 +0530[diff] [blame]544u32 shadow_sr_wr_ind_addr(struct hif_softc *scn, u32 ctrl_addr);
545u32 shadow_dst_wr_ind_addr(struct hif_softc *scn, u32 ctrl_addr);
Houston Hoffman47808172016-05-06 10:04:21 -0700[diff] [blame]546#endif
547
548
549#ifdef ADRASTEA_SHADOW_REGISTERS
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]550#define CE_SRC_RING_WRITE_IDX_SET(scn, CE_ctrl_addr, n) \
551 A_TARGET_WRITE(scn, shadow_sr_wr_ind_addr(scn, CE_ctrl_addr), n)
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]552#define CE_DEST_RING_WRITE_IDX_SET(scn, CE_ctrl_addr, n) \
553 A_TARGET_WRITE(scn, shadow_dst_wr_ind_addr(scn, CE_ctrl_addr), n)
554
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]555#else
556
557#define CE_SRC_RING_WRITE_IDX_SET(scn, CE_ctrl_addr, n) \
558 A_TARGET_WRITE(scn, (CE_ctrl_addr) + SR_WR_INDEX_ADDRESS, (n))
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]559#define CE_DEST_RING_WRITE_IDX_SET(scn, CE_ctrl_addr, n) \
560 A_TARGET_WRITE(scn, (CE_ctrl_addr) + DST_WR_INDEX_ADDRESS, (n))
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]561#endif
562
Houston Hoffman47808172016-05-06 10:04:21 -0700[diff] [blame]563/* The write index read is only needed durring initialization because
564 * we keep track of the index that was last written. Thus the register
565 * is the only hardware supported location to read the initial value from.
566 */
567#define CE_SRC_RING_WRITE_IDX_GET_FROM_REGISTER(scn, CE_ctrl_addr) \
568 A_TARGET_READ(scn, (CE_ctrl_addr) + SR_WR_INDEX_ADDRESS)
569#define CE_DEST_RING_WRITE_IDX_GET_FROM_REGISTER(scn, CE_ctrl_addr) \
570 A_TARGET_READ(scn, (CE_ctrl_addr) + DST_WR_INDEX_ADDRESS)
571
Prakash Dhavali7090c5f2015-11-02 17:55:19 -0800[diff] [blame]572#endif /* __CE_REG_H__ */