blob: f79e2c5ae44885d4fbcde32d34e3507788b15a6e [file] [log] [blame]
Tom Stellardca166212017-01-30 21:56:46 +00001//===- AMDGPULegalizerInfo.cpp -----------------------------------*- C++ -*-==//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9/// \file
10/// This file implements the targeting of the Machinelegalizer class for
11/// AMDGPU.
12/// \todo This should be generated by TableGen.
13//===----------------------------------------------------------------------===//
14
David Blaikie36a0f222018-03-23 23:58:31 +000015#include "AMDGPU.h"
Craig Topper2fa14362018-03-29 17:21:10 +000016#include "AMDGPULegalizerInfo.h"
Matt Arsenault85803362018-03-17 15:17:41 +000017#include "AMDGPUTargetMachine.h"
David Blaikieb3bde2e2017-11-17 01:07:10 +000018#include "llvm/CodeGen/TargetOpcodes.h"
Craig Topper2fa14362018-03-29 17:21:10 +000019#include "llvm/CodeGen/ValueTypes.h"
Tom Stellardca166212017-01-30 21:56:46 +000020#include "llvm/IR/DerivedTypes.h"
Chandler Carruth6bda14b2017-06-06 11:49:48 +000021#include "llvm/IR/Type.h"
Tom Stellardca166212017-01-30 21:56:46 +000022#include "llvm/Support/Debug.h"
23
24using namespace llvm;
Daniel Sanders9ade5592018-01-29 17:37:29 +000025using namespace LegalizeActions;
Tom Stellardca166212017-01-30 21:56:46 +000026
Matt Arsenaultc3fe46b2018-03-08 16:24:16 +000027AMDGPULegalizerInfo::AMDGPULegalizerInfo(const SISubtarget &ST,
28 const GCNTargetMachine &TM) {
Tom Stellardca166212017-01-30 21:56:46 +000029 using namespace TargetOpcode;
30
Matt Arsenault85803362018-03-17 15:17:41 +000031 auto GetAddrSpacePtr = [&TM](unsigned AS) {
32 return LLT::pointer(AS, TM.getPointerSizeInBits(AS));
33 };
34
Matt Arsenault685d1e82018-03-17 15:17:45 +000035 auto AMDGPUAS = ST.getAMDGPUAS();
36
Matt Arsenault85803362018-03-17 15:17:41 +000037 const LLT S1 = LLT::scalar(1);
Tom Stellardff63ee02017-06-19 13:15:45 +000038 const LLT V2S16 = LLT::vector(2, 16);
Matt Arsenault85803362018-03-17 15:17:41 +000039
Tom Stellardca166212017-01-30 21:56:46 +000040 const LLT S32 = LLT::scalar(32);
41 const LLT S64 = LLT::scalar(64);
Matt Arsenault85803362018-03-17 15:17:41 +000042
43 const LLT GlobalPtr = GetAddrSpacePtr(AMDGPUAS::GLOBAL_ADDRESS);
44 const LLT ConstantPtr = GetAddrSpacePtr(AMDGPUAS::CONSTANT_ADDRESS);
Matt Arsenault685d1e82018-03-17 15:17:45 +000045 const LLT LocalPtr = GetAddrSpacePtr(AMDGPUAS::LOCAL_ADDRESS);
46 const LLT FlatPtr = GetAddrSpacePtr(AMDGPUAS.FLAT_ADDRESS);
47 const LLT PrivatePtr = GetAddrSpacePtr(AMDGPUAS.PRIVATE_ADDRESS);
Matt Arsenault85803362018-03-17 15:17:41 +000048
Matt Arsenault685d1e82018-03-17 15:17:45 +000049 const LLT AddrSpaces[] = {
50 GlobalPtr,
51 ConstantPtr,
52 LocalPtr,
53 FlatPtr,
54 PrivatePtr
55 };
Tom Stellardca166212017-01-30 21:56:46 +000056
Tom Stellardee6e6452017-06-12 20:54:56 +000057 setAction({G_ADD, S32}, Legal);
Matt Arsenaultfed0a452018-03-19 14:07:23 +000058 setAction({G_SUB, S32}, Legal);
Matt Arsenaultdc14ec02018-03-01 19:22:05 +000059 setAction({G_MUL, S32}, Legal);
Tom Stellardaf552dc2017-06-23 15:17:17 +000060 setAction({G_AND, S32}, Legal);
Matt Arsenault3f6a2042018-03-01 19:09:21 +000061 setAction({G_OR, S32}, Legal);
62 setAction({G_XOR, S32}, Legal);
Tom Stellardee6e6452017-06-12 20:54:56 +000063
Tom Stellardff63ee02017-06-19 13:15:45 +000064 setAction({G_BITCAST, V2S16}, Legal);
65 setAction({G_BITCAST, 1, S32}, Legal);
66
67 setAction({G_BITCAST, S32}, Legal);
68 setAction({G_BITCAST, 1, V2S16}, Legal);
69
Matt Arsenaultabdc4f22018-03-17 15:17:48 +000070 getActionDefinitionsBuilder(G_FCONSTANT)
71 .legalFor({S32, S64});
72 getActionDefinitionsBuilder({G_IMPLICIT_DEF, G_CONSTANT})
73 .legalFor({S1, S32, S64});
74
Tom Stellarde0424122017-06-03 01:13:33 +000075 // FIXME: i1 operands to intrinsics should always be legal, but other i1
76 // values may not be legal. We need to figure out how to distinguish
77 // between these two scenarios.
78 setAction({G_CONSTANT, S1}, Legal);
Matt Arsenault06cbb272018-03-01 19:16:52 +000079
Tom Stellardd0c6cf22017-10-27 23:57:41 +000080 setAction({G_FADD, S32}, Legal);
81
Matt Arsenault8e80a5f2018-03-01 19:09:16 +000082 setAction({G_FCMP, S1}, Legal);
83 setAction({G_FCMP, 1, S32}, Legal);
84 setAction({G_FCMP, 1, S64}, Legal);
85
Tom Stellard3337d742017-08-02 22:56:30 +000086 setAction({G_FMUL, S32}, Legal);
87
Matt Arsenault0529a8e2018-03-01 20:56:21 +000088 setAction({G_ZEXT, S64}, Legal);
89 setAction({G_ZEXT, 1, S32}, Legal);
90
Matt Arsenaultdd022ce2018-03-01 19:04:25 +000091 setAction({G_FPTOSI, S32}, Legal);
92 setAction({G_FPTOSI, 1, S32}, Legal);
93
Tom Stellard33445762018-02-07 04:47:59 +000094 setAction({G_FPTOUI, S32}, Legal);
95 setAction({G_FPTOUI, 1, S32}, Legal);
96
Matt Arsenault685d1e82018-03-17 15:17:45 +000097 for (LLT PtrTy : AddrSpaces) {
98 LLT IdxTy = LLT::scalar(PtrTy.getSizeInBits());
99 setAction({G_GEP, PtrTy}, Legal);
100 setAction({G_GEP, 1, IdxTy}, Legal);
101 }
Tom Stellardca166212017-01-30 21:56:46 +0000102
Tom Stellard8cd60a52017-06-06 14:16:50 +0000103 setAction({G_ICMP, S1}, Legal);
104 setAction({G_ICMP, 1, S32}, Legal);
105
Matt Arsenault85803362018-03-17 15:17:41 +0000106
107 getActionDefinitionsBuilder({G_LOAD, G_STORE})
108 .legalIf([=, &ST](const LegalityQuery &Query) {
109 const LLT &Ty0 = Query.Types[0];
110
111 // TODO: Decompose private loads into 4-byte components.
112 // TODO: Illegal flat loads on SI
113 switch (Ty0.getSizeInBits()) {
114 case 32:
115 case 64:
116 case 128:
117 return true;
118
119 case 96:
120 // XXX hasLoadX3
121 return (ST.getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
122
123 case 256:
124 case 512:
125 // TODO: constant loads
126 default:
127 return false;
128 }
129 });
130
131
Tom Stellardca166212017-01-30 21:56:46 +0000132
Tom Stellard2860a422017-06-07 13:54:51 +0000133 setAction({G_SELECT, S32}, Legal);
134 setAction({G_SELECT, 1, S1}, Legal);
135
Tom Stellardeb8f1e22017-06-26 15:56:52 +0000136 setAction({G_SHL, S32}, Legal);
137
Tom Stellardca166212017-01-30 21:56:46 +0000138
139 // FIXME: When RegBankSelect inserts copies, it will only create new
140 // registers with scalar types. This means we can end up with
141 // G_LOAD/G_STORE/G_GEP instruction with scalar types for their pointer
142 // operands. In assert builds, the instruction selector will assert
143 // if it sees a generic instruction which isn't legal, so we need to
144 // tell it that scalar types are legal for pointer operands
145 setAction({G_GEP, S64}, Legal);
Tom Stellardca166212017-01-30 21:56:46 +0000146
Matt Arsenault7b9ed892018-03-12 13:35:53 +0000147 for (unsigned Op : {G_EXTRACT_VECTOR_ELT, G_INSERT_VECTOR_ELT}) {
148 getActionDefinitionsBuilder(Op)
149 .legalIf([=](const LegalityQuery &Query) {
150 const LLT &VecTy = Query.Types[1];
151 const LLT &IdxTy = Query.Types[2];
152 return VecTy.getSizeInBits() % 32 == 0 &&
153 VecTy.getSizeInBits() <= 512 &&
154 IdxTy.getSizeInBits() == 32;
155 });
156 }
157
Matt Arsenault71272e62018-03-05 16:25:15 +0000158 // FIXME: Doesn't handle extract of illegal sizes.
159 getActionDefinitionsBuilder(G_EXTRACT)
160 .unsupportedIf([=](const LegalityQuery &Query) {
161 return Query.Types[0].getSizeInBits() >= Query.Types[1].getSizeInBits();
162 })
163 .legalIf([=](const LegalityQuery &Query) {
164 const LLT &Ty0 = Query.Types[0];
165 const LLT &Ty1 = Query.Types[1];
166 return (Ty0.getSizeInBits() % 32 == 0) &&
167 (Ty1.getSizeInBits() % 32 == 0);
168 });
169
Matt Arsenault503afda2018-03-12 13:35:43 +0000170 // Merge/Unmerge
171 for (unsigned Op : {G_MERGE_VALUES, G_UNMERGE_VALUES}) {
172 unsigned BigTyIdx = Op == G_MERGE_VALUES ? 0 : 1;
173 unsigned LitTyIdx = Op == G_MERGE_VALUES ? 1 : 0;
174
175 getActionDefinitionsBuilder(Op)
176 .legalIf([=](const LegalityQuery &Query) {
177 const LLT &BigTy = Query.Types[BigTyIdx];
178 const LLT &LitTy = Query.Types[LitTyIdx];
179 return BigTy.getSizeInBits() % 32 == 0 &&
180 LitTy.getSizeInBits() % 32 == 0 &&
181 BigTy.getSizeInBits() <= 512;
182 })
183 // Any vectors left are the wrong size. Scalarize them.
184 .fewerElementsIf([](const LegalityQuery &Query) { return true; },
185 [](const LegalityQuery &Query) {
186 return std::make_pair(
187 0, Query.Types[0].getElementType());
188 })
189 .fewerElementsIf([](const LegalityQuery &Query) { return true; },
190 [](const LegalityQuery &Query) {
191 return std::make_pair(
192 1, Query.Types[1].getElementType());
193 });
194
195 }
196
Tom Stellardca166212017-01-30 21:56:46 +0000197 computeTables();
198}