Blame - llvm/lib/Target/R600/AMDGPU.td - toolchain/llvm-project

blob: 89992c202ea682372a99776febb88338d05a9fa3 [file] [log] [blame]

Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1	//===-- AMDIL.td - AMDIL Tablegen files --- tablegen --------------------===//
				2	//
				3	// The LLVM Compiler Infrastructure
				4	//
				5	// This file is distributed under the University of Illinois Open Source
				6	// License. See LICENSE.TXT for details.
				7	//
				8	//==-----------------------------------------------------------------------===//
				9
Tom Stellard	bc5b537	2014-06-13 16:38:59 +0000	[diff] [blame]	10	include "llvm/Target/Target.td"
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	11
Tom Stellard	9979277	2013-06-07 20:28:49 +0000	[diff] [blame]	12	//===----------------------------------------------------------------------===//
				13	// Subtarget Features
				14	//===----------------------------------------------------------------------===//
				15
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	16	// Debugging Features
				17
				18	def FeatureDumpCode : SubtargetFeature <"DumpCode",
				19	"DumpCode",
				20	"true",
				21	"Dump MachineInstrs in the CodeEmitter">;
				22
Tom Stellard	66df8a2	2013-11-18 19:43:44 +0000	[diff] [blame]	23	def FeatureIRStructurizer : SubtargetFeature <"disable-irstructurizer",
Tom Stellard	ed0ceec	2013-10-10 17:11:12 +0000	[diff] [blame]	24	"EnableIRStructurizer",
Tom Stellard	66df8a2	2013-11-18 19:43:44 +0000	[diff] [blame]	25	"false",
				26	"Disable IR Structurizer">;
Tom Stellard	ed0ceec	2013-10-10 17:11:12 +0000	[diff] [blame]	27
Matt Arsenault	d9a23ab	2014-07-13 02:08:26 +0000	[diff] [blame^]	28	def FeaturePromoteAlloca : SubtargetFeature <"promote-alloca",
				29	"EnablePromoteAlloca",
				30	"true",
				31	"Enable promote alloca pass">;
				32
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	33	// Target features
				34
Tom Stellard	783893a	2013-11-18 19:43:33 +0000	[diff] [blame]	35	def FeatureIfCvt : SubtargetFeature <"disable-ifcvt",
				36	"EnableIfCvt",
				37	"false",
				38	"Disable the if conversion pass">;
				39
Matt Arsenault	f5e2997	2014-06-20 06:50:05 +0000	[diff] [blame]	40	def FeatureFP64 : SubtargetFeature<"fp64",
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	41	"FP64",
Tom Stellard	9979277	2013-06-07 20:28:49 +0000	[diff] [blame]	42	"true",
Matt Arsenault	f5e2997	2014-06-20 06:50:05 +0000	[diff] [blame]	43	"Enable double precision operations">;
Tom Stellard	9979277	2013-06-07 20:28:49 +0000	[diff] [blame]	44
				45	def Feature64BitPtr : SubtargetFeature<"64BitPtr",
				46	"Is64bit",
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	47	"true",
Matt Arsenault	f5e2997	2014-06-20 06:50:05 +0000	[diff] [blame]	48	"Specify if 64-bit addressing should be used">;
Tom Stellard	9979277	2013-06-07 20:28:49 +0000	[diff] [blame]	49
				50	def FeatureR600ALUInst : SubtargetFeature<"R600ALUInst",
				51	"R600ALUInst",
				52	"false",
Matt Arsenault	f5e2997	2014-06-20 06:50:05 +0000	[diff] [blame]	53	"Older version of ALU instructions encoding">;
Tom Stellard	9979277	2013-06-07 20:28:49 +0000	[diff] [blame]	54
				55	def FeatureVertexCache : SubtargetFeature<"HasVertexCache",
				56	"HasVertexCache",
				57	"true",
Matt Arsenault	f5e2997	2014-06-20 06:50:05 +0000	[diff] [blame]	58	"Specify use of dedicated vertex cache">;
Tom Stellard	9979277	2013-06-07 20:28:49 +0000	[diff] [blame]	59
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	60	def FeatureCaymanISA : SubtargetFeature<"caymanISA",
				61	"CaymanISA",
				62	"true",
				63	"Use Cayman ISA">;
				64
Tom Stellard	348273d	2014-01-23 16:18:02 +0000	[diff] [blame]	65	def FeatureCFALUBug : SubtargetFeature<"cfalubug",
				66	"CFALUBug",
				67	"true",
				68	"GPU has CF_ALU bug">;
				69
Tom Stellard	3498e4f	2013-06-07 20:28:55 +0000	[diff] [blame]	70	class SubtargetFeatureFetchLimit <string Value> :
				71	SubtargetFeature <"fetch"#Value,
				72	"TexVTXClauseSize",
				73	Value,
				74	"Limit the maximum number of fetches in a clause to "#Value>;
Tom Stellard	9979277	2013-06-07 20:28:49 +0000	[diff] [blame]	75
Tom Stellard	3498e4f	2013-06-07 20:28:55 +0000	[diff] [blame]	76	def FeatureFetchLimit8 : SubtargetFeatureFetchLimit <"8">;
				77	def FeatureFetchLimit16 : SubtargetFeatureFetchLimit <"16">;
				78
Tom Stellard	8c347b0	2014-01-22 21:55:40 +0000	[diff] [blame]	79	class SubtargetFeatureWavefrontSize <int Value> : SubtargetFeature<
				80	"wavefrontsize"#Value,
				81	"WavefrontSize",
				82	!cast<string>(Value),
				83	"The number of threads per wavefront">;
				84
				85	def FeatureWavefrontSize16 : SubtargetFeatureWavefrontSize<16>;
				86	def FeatureWavefrontSize32 : SubtargetFeatureWavefrontSize<32>;
				87	def FeatureWavefrontSize64 : SubtargetFeatureWavefrontSize<64>;
				88
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	89	class SubtargetFeatureLocalMemorySize <int Value> : SubtargetFeature<
				90	"localmemorysize"#Value,
				91	"LocalMemorySize",
				92	!cast<string>(Value),
				93	"The size of local memory in bytes">;
				94
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	95	class SubtargetFeatureGeneration <string Value,
				96	list<SubtargetFeature> Implies> :
				97	SubtargetFeature <Value, "Gen", "AMDGPUSubtarget::"#Value,
				98	Value#" GPU generation", Implies>;
				99
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	100	def FeatureLocalMemorySize0 : SubtargetFeatureLocalMemorySize<0>;
				101	def FeatureLocalMemorySize32768 : SubtargetFeatureLocalMemorySize<32768>;
				102	def FeatureLocalMemorySize65536 : SubtargetFeatureLocalMemorySize<65536>;
				103
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	104	def FeatureR600 : SubtargetFeatureGeneration<"R600",
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	105	[FeatureR600ALUInst, FeatureFetchLimit8, FeatureLocalMemorySize0]>;
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	106
				107	def FeatureR700 : SubtargetFeatureGeneration<"R700",
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	108	[FeatureFetchLimit16, FeatureLocalMemorySize0]>;
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	109
				110	def FeatureEvergreen : SubtargetFeatureGeneration<"EVERGREEN",
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	111	[FeatureFetchLimit16, FeatureLocalMemorySize32768]>;
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	112
				113	def FeatureNorthernIslands : SubtargetFeatureGeneration<"NORTHERN_ISLANDS",
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	114	[FeatureFetchLimit16, FeatureWavefrontSize64,
				115	FeatureLocalMemorySize32768]
				116	>;
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	117
				118	def FeatureSouthernIslands : SubtargetFeatureGeneration<"SOUTHERN_ISLANDS",
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	119	[Feature64BitPtr, FeatureFP64, FeatureLocalMemorySize32768]>;
Tom Stellard	a6c6e1b	2013-06-07 20:37:48 +0000	[diff] [blame]	120
Tom Stellard	6e1ee47	2013-10-29 16:37:28 +0000	[diff] [blame]	121	def FeatureSeaIslands : SubtargetFeatureGeneration<"SEA_ISLANDS",
Tom Stellard	880a80a	2014-06-17 16:53:14 +0000	[diff] [blame]	122	[Feature64BitPtr, FeatureFP64, FeatureLocalMemorySize65536]>;
Tom Stellard	3498e4f	2013-06-07 20:28:55 +0000	[diff] [blame]	123	//===----------------------------------------------------------------------===//
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	124
				125	def AMDGPUInstrInfo : InstrInfo {
				126	let guessInstructionProperties = 1;
				127	}
				128
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	129	def AMDGPU : Target {
				130	// Pull in Instruction Info:
				131	let InstructionSet = AMDGPUInstrInfo;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	132	}
				133
Tom Stellard	bc5b537	2014-06-13 16:38:59 +0000	[diff] [blame]	134	// Dummy Instruction itineraries for pseudo instructions
				135	def ALU_NULL : FuncUnit;
				136	def NullALU : InstrItinClass;
				137
Tom Stellard	0e70de5	2014-05-16 20:56:45 +0000	[diff] [blame]	138	//===----------------------------------------------------------------------===//
				139	// Predicate helper class
				140	//===----------------------------------------------------------------------===//
				141
				142	class PredicateControl {
				143	Predicate SubtargetPredicate;
				144	list<Predicate> OtherPredicates = [];
				145	list<Predicate> Predicates = !listconcat([SubtargetPredicate],
				146	OtherPredicates);
				147	}
				148
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	149	// Include AMDGPU TD files
				150	include "R600Schedule.td"
				151	include "SISchedule.td"
				152	include "Processors.td"
				153	include "AMDGPUInstrInfo.td"
				154	include "AMDGPUIntrinsics.td"
				155	include "AMDGPURegisterInfo.td"
				156	include "AMDGPUInstructions.td"
Christian Konig	2c8f6d5	2013-03-07 09:03:52 +0000	[diff] [blame]	157	include "AMDGPUCallingConv.td"