blob: 8ee54d71c7eb3ad1e2a43f14068e75939e0dd077 [file] [log] [blame]
Ohad Ben-Cohenab493a02011-06-02 02:48:05 +03001# IOMMU_API always gets selected by whoever wants it.
2config IOMMU_API
3 bool
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +03004
Joerg Roedel68255b62011-06-14 15:51:54 +02005menuconfig IOMMU_SUPPORT
6 bool "IOMMU Hardware Support"
Arnd Bergmanne5144c92015-01-28 15:45:53 +01007 depends on MMU
Joerg Roedel68255b62011-06-14 15:51:54 +02008 default y
9 ---help---
10 Say Y here if you want to compile device drivers for IO Memory
11 Management Units into the kernel. These devices usually allow to
12 remap DMA requests and/or remap interrupts from other devices on the
13 system.
14
15if IOMMU_SUPPORT
16
Will Deaconfdb1d7b2014-11-14 17:16:49 +000017menu "Generic IOMMU Pagetable Support"
18
19# Selected by the actual pagetable implementations
20config IOMMU_IO_PGTABLE
21 bool
22
Will Deacone1d3c0f2014-11-14 17:18:23 +000023config IOMMU_IO_PGTABLE_LPAE
24 bool "ARMv7/v8 Long Descriptor Format"
25 select IOMMU_IO_PGTABLE
Robin Murphyffcb6d12015-09-17 17:42:16 +010026 depends on HAS_DMA && (ARM || ARM64 || COMPILE_TEST)
Will Deacone1d3c0f2014-11-14 17:18:23 +000027 help
28 Enable support for the ARM long descriptor pagetable format.
29 This allocator supports 4K/2M/1G, 16K/32M and 64K/512M page
30 sizes at both stage-1 and stage-2, as well as address spaces
31 up to 48-bits in size.
32
Will Deaconfe4b9912014-11-17 23:31:12 +000033config IOMMU_IO_PGTABLE_LPAE_SELFTEST
34 bool "LPAE selftests"
35 depends on IOMMU_IO_PGTABLE_LPAE
36 help
37 Enable self-tests for LPAE page table allocator. This performs
38 a series of page-table consistency checks during boot.
39
40 If unsure, say N here.
41
Robin Murphye5fc9752016-01-26 17:13:13 +000042config IOMMU_IO_PGTABLE_ARMV7S
43 bool "ARMv7/v8 Short Descriptor Format"
44 select IOMMU_IO_PGTABLE
45 depends on HAS_DMA && (ARM || ARM64 || COMPILE_TEST)
46 help
47 Enable support for the ARM Short-descriptor pagetable format.
48 This supports 32-bit virtual and physical addresses mapped using
49 2-level tables with 4KB pages/1MB sections, and contiguous entries
50 for 64KB pages/16MB supersections if indicated by the IOMMU driver.
51
52config IOMMU_IO_PGTABLE_ARMV7S_SELFTEST
53 bool "ARMv7s selftests"
54 depends on IOMMU_IO_PGTABLE_ARMV7S
55 help
56 Enable self-tests for ARMv7s page table allocator. This performs
57 a series of page-table consistency checks during boot.
58
59 If unsure, say N here.
60
Will Deaconfdb1d7b2014-11-14 17:16:49 +000061endmenu
62
Robin Murphy114150d2015-01-12 17:51:13 +000063config IOMMU_IOVA
Sakari Ailus15bbdec2015-07-13 14:31:30 +030064 tristate
Robin Murphy114150d2015-01-12 17:51:13 +000065
Hiroshi Doyu4e0ee782012-06-25 14:23:54 +030066config OF_IOMMU
67 def_bool y
Will Deacon7eba1d52014-08-27 16:20:32 +010068 depends on OF && IOMMU_API
Hiroshi Doyu4e0ee782012-06-25 14:23:54 +030069
Robin Murphy0db2e5d2015-10-01 20:13:58 +010070# IOMMU-agnostic DMA-mapping layer
71config IOMMU_DMA
72 bool
Robin Murphy0db2e5d2015-10-01 20:13:58 +010073 select IOMMU_API
74 select IOMMU_IOVA
Robin Murphy59a68eb2016-02-29 11:13:39 +000075 select NEED_SG_DMA_LENGTH
Robin Murphy0db2e5d2015-10-01 20:13:58 +010076
Varun Sethi695093e2013-07-15 10:20:57 +053077config FSL_PAMU
78 bool "Freescale IOMMU support"
Andy Fleminga0d284d2016-03-16 23:15:44 -050079 depends on PPC_E500MC || (COMPILE_TEST && PPC)
Varun Sethi695093e2013-07-15 10:20:57 +053080 select IOMMU_API
81 select GENERIC_ALLOCATOR
82 help
83 Freescale PAMU support. PAMU is the IOMMU present on Freescale QorIQ platforms.
84 PAMU can authorize memory access, remap the memory address, and remap I/O
85 transaction types.
86
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030087# MSM IOMMU support
88config MSM_IOMMU
89 bool "MSM IOMMU Support"
Joerg Roedel477ab7a2015-01-20 16:13:33 +010090 depends on ARM
91 depends on ARCH_MSM8X60 || ARCH_MSM8960 || COMPILE_TEST
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030092 select IOMMU_API
Sricharan Rc9220fb2016-06-13 17:06:06 +053093 select IOMMU_IO_PGTABLE_ARMV7S
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030094 help
95 Support for the IOMMUs found on certain Qualcomm SOCs.
96 These IOMMUs allow virtualization of the address space used by most
97 cores within the multimedia subsystem.
98
99 If unsure, say N here.
100
101config IOMMU_PGTABLES_L2
102 def_bool y
103 depends on MSM_IOMMU && MMU && SMP && CPU_DCACHE_DISABLE=n
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +0300104
105# AMD IOMMU support
106config AMD_IOMMU
107 bool "AMD IOMMU support"
108 select SWIOTLB
109 select PCI_MSI
Joerg Roedel52815b72011-11-17 17:24:28 +0100110 select PCI_ATS
111 select PCI_PRI
112 select PCI_PASID
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +0300113 select IOMMU_API
Joerg Roedela72c4222016-07-05 11:12:49 +0200114 select IOMMU_IOVA
Thomas Petazzoni0dbc6072013-10-03 11:59:14 +0200115 depends on X86_64 && PCI && ACPI
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +0300116 ---help---
117 With this option you can enable support for AMD IOMMU hardware in
118 your system. An IOMMU is a hardware component which provides
119 remapping of DMA memory accesses from devices. With an AMD IOMMU you
Masanari Iida59bf8962012-04-18 00:01:21 +0900120 can isolate the DMA memory of different devices and protect the
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +0300121 system from misbehaving device drivers or hardware.
122
123 You can find out if your system has an AMD IOMMU if you look into
124 your BIOS for an option to enable it or if you have an IVRS ACPI
125 table.
126
Joerg Roedele3c495c2011-11-09 12:31:15 +0100127config AMD_IOMMU_V2
Kees Cooka446e212013-01-16 18:53:39 -0800128 tristate "AMD IOMMU Version 2 driver"
Borislav Petkove5cac322014-07-10 12:44:56 +0200129 depends on AMD_IOMMU
Joerg Roedel8736b2c2011-11-24 16:21:52 +0100130 select MMU_NOTIFIER
Joerg Roedele3c495c2011-11-09 12:31:15 +0100131 ---help---
132 This option enables support for the AMD IOMMUv2 features of the IOMMU
133 hardware. Select this option if you want to use devices that support
Masanari Iida59bf8962012-04-18 00:01:21 +0900134 the PCI PRI and PASID interface.
Joerg Roedele3c495c2011-11-09 12:31:15 +0100135
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300136# Intel IOMMU support
Suresh Siddhad3f13812011-08-23 17:05:25 -0700137config DMAR_TABLE
138 bool
139
140config INTEL_IOMMU
141 bool "Support for Intel IOMMU using DMA Remapping Devices"
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300142 depends on PCI_MSI && ACPI && (X86 || IA64_GENERIC)
143 select IOMMU_API
Robin Murphy114150d2015-01-12 17:51:13 +0000144 select IOMMU_IOVA
Suresh Siddhad3f13812011-08-23 17:05:25 -0700145 select DMAR_TABLE
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300146 help
147 DMA remapping (DMAR) devices support enables independent address
148 translations for Direct Memory Access (DMA) from devices.
149 These DMA remapping devices are reported via ACPI tables
150 and include PCI device scope covered by these DMA
151 remapping devices.
152
David Woodhouse8a94ade2015-03-24 14:54:56 +0000153config INTEL_IOMMU_SVM
154 bool "Support for Shared Virtual Memory with Intel IOMMU"
155 depends on INTEL_IOMMU && X86
David Woodhouseb16d0cb2015-10-12 14:17:37 +0100156 select PCI_PASID
David Woodhouse2f26e0a2015-09-09 11:40:47 +0100157 select MMU_NOTIFIER
David Woodhouse8a94ade2015-03-24 14:54:56 +0000158 help
159 Shared Virtual Memory (SVM) provides a facility for devices
160 to access DMA resources through process address space by
161 means of a Process Address Space ID (PASID).
162
Suresh Siddhad3f13812011-08-23 17:05:25 -0700163config INTEL_IOMMU_DEFAULT_ON
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300164 def_bool y
Suresh Siddhad3f13812011-08-23 17:05:25 -0700165 prompt "Enable Intel DMA Remapping Devices by default"
166 depends on INTEL_IOMMU
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300167 help
168 Selecting this option will enable a DMAR device at boot time if
169 one is found. If this option is not selected, DMAR support can
170 be enabled by passing intel_iommu=on to the kernel.
171
Suresh Siddhad3f13812011-08-23 17:05:25 -0700172config INTEL_IOMMU_BROKEN_GFX_WA
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300173 bool "Workaround broken graphics drivers (going away soon)"
Suresh Siddhad3f13812011-08-23 17:05:25 -0700174 depends on INTEL_IOMMU && BROKEN && X86
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300175 ---help---
176 Current Graphics drivers tend to use physical address
177 for DMA and avoid using DMA APIs. Setting this config
178 option permits the IOMMU driver to set a unity map for
179 all the OS-visible memory. Hence the driver can continue
180 to use physical addresses for DMA, at least until this
181 option is removed in the 2.6.32 kernel.
182
Suresh Siddhad3f13812011-08-23 17:05:25 -0700183config INTEL_IOMMU_FLOPPY_WA
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300184 def_bool y
Suresh Siddhad3f13812011-08-23 17:05:25 -0700185 depends on INTEL_IOMMU && X86
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300186 ---help---
187 Floppy disk drivers are known to bypass DMA API calls
188 thereby failing to work when IOMMU is enabled. This
189 workaround will setup a 1:1 mapping for the first
190 16MiB to make floppy (an ISA device) work.
191
Suresh Siddhad3f13812011-08-23 17:05:25 -0700192config IRQ_REMAP
Kees Cooka446e212013-01-16 18:53:39 -0800193 bool "Support for Interrupt Remapping"
194 depends on X86_64 && X86_IO_APIC && PCI_MSI && ACPI
Suresh Siddhad3f13812011-08-23 17:05:25 -0700195 select DMAR_TABLE
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300196 ---help---
197 Supports Interrupt remapping for IO-APIC and MSI devices.
198 To use x2apic mode in the CPU's which support x2APIC enhancements or
199 to support platforms with CPU's having > 8 bit APIC ID, say Y.
Joerg Roedel68255b62011-06-14 15:51:54 +0200200
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300201# OMAP IOMMU support
202config OMAP_IOMMU
203 bool "OMAP IOMMU Support"
Joerg Roedel477ab7a2015-01-20 16:13:33 +0100204 depends on ARM && MMU
205 depends on ARCH_OMAP2PLUS || COMPILE_TEST
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300206 select IOMMU_API
Gerd Hoffmann06b718c2014-11-11 09:17:00 +0100207 ---help---
208 The OMAP3 media platform drivers depend on iommu support,
209 if you need them say Y here.
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300210
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300211config OMAP_IOMMU_DEBUG
Suman Anna61c75352014-10-22 17:22:30 -0500212 bool "Export OMAP IOMMU internals in DebugFS"
213 depends on OMAP_IOMMU && DEBUG_FS
214 ---help---
215 Select this to see extensive information about
216 the internal state of OMAP IOMMU in debugfs.
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300217
Suman Anna61c75352014-10-22 17:22:30 -0500218 Say N unless you know you need this.
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300219
Daniel Kurtzc68a2922014-11-03 10:53:27 +0800220config ROCKCHIP_IOMMU
221 bool "Rockchip IOMMU Support"
Joerg Roedel11175882014-11-03 18:16:56 +0100222 depends on ARM
223 depends on ARCH_ROCKCHIP || COMPILE_TEST
Daniel Kurtzc68a2922014-11-03 10:53:27 +0800224 select IOMMU_API
225 select ARM_DMA_USE_IOMMU
226 help
227 Support for IOMMUs found on Rockchip rk32xx SOCs.
228 These IOMMUs allow virtualization of the address space used by most
229 cores within the multimedia subsystem.
230 Say Y here if you are using a Rockchip SoC that includes an IOMMU
231 device.
Ohad Ben-Cohenab493a02011-06-02 02:48:05 +0300232
Hiroshi DOYUd53e54b2011-11-16 17:36:37 +0200233config TEGRA_IOMMU_GART
234 bool "Tegra GART IOMMU Support"
235 depends on ARCH_TEGRA_2x_SOC
236 select IOMMU_API
237 help
238 Enables support for remapping discontiguous physical memory
239 shared with the operating system into contiguous I/O virtual
240 space through the GART (Graphics Address Relocation Table)
241 hardware included on Tegra SoCs.
242
Hiroshi DOYU7a31f6f2011-11-17 07:31:31 +0200243config TEGRA_IOMMU_SMMU
Thierry Reding89184652014-04-16 09:24:44 +0200244 bool "NVIDIA Tegra SMMU Support"
245 depends on ARCH_TEGRA
246 depends on TEGRA_AHB
247 depends on TEGRA_MC
Hiroshi DOYU7a31f6f2011-11-17 07:31:31 +0200248 select IOMMU_API
249 help
Thierry Reding89184652014-04-16 09:24:44 +0200250 This driver supports the IOMMU hardware (SMMU) found on NVIDIA Tegra
Thierry Reding588c43a2015-03-23 10:45:12 +0100251 SoCs (Tegra30 up to Tegra210).
Hiroshi DOYU7a31f6f2011-11-17 07:31:31 +0200252
KyongHo Cho2a965362012-05-12 05:56:09 +0900253config EXYNOS_IOMMU
254 bool "Exynos IOMMU Support"
Marek Szyprowski740a01e2016-02-18 15:12:58 +0100255 depends on ARCH_EXYNOS && MMU
KyongHo Cho2a965362012-05-12 05:56:09 +0900256 select IOMMU_API
Tushar Behera4802c1d2014-07-04 15:01:08 +0530257 select ARM_DMA_USE_IOMMU
KyongHo Cho2a965362012-05-12 05:56:09 +0900258 help
Sachin Kamat5455d702014-05-22 09:50:55 +0530259 Support for the IOMMU (System MMU) of Samsung Exynos application
260 processor family. This enables H/W multimedia accelerators to see
261 non-linear physical memory chunks as linear memory in their
262 address space.
KyongHo Cho2a965362012-05-12 05:56:09 +0900263
264 If unsure, say N here.
265
266config EXYNOS_IOMMU_DEBUG
267 bool "Debugging log for Exynos IOMMU"
268 depends on EXYNOS_IOMMU
269 help
270 Select this to see the detailed log message that shows what
Sachin Kamat5455d702014-05-22 09:50:55 +0530271 happens in the IOMMU driver.
KyongHo Cho2a965362012-05-12 05:56:09 +0900272
Sachin Kamat5455d702014-05-22 09:50:55 +0530273 Say N unless you need kernel log message for IOMMU debugging.
KyongHo Cho2a965362012-05-12 05:56:09 +0900274
Laurent Pinchartd25a2a12014-04-02 12:47:37 +0200275config IPMMU_VMSA
276 bool "Renesas VMSA-compatible IPMMU"
277 depends on ARM_LPAE
Simon Horman9015ba42016-02-22 10:41:35 +0900278 depends on ARCH_RENESAS || COMPILE_TEST
Laurent Pinchartd25a2a12014-04-02 12:47:37 +0200279 select IOMMU_API
Laurent Pinchartf20ed392015-01-20 18:30:04 +0200280 select IOMMU_IO_PGTABLE_LPAE
Laurent Pinchartd25a2a12014-04-02 12:47:37 +0200281 select ARM_DMA_USE_IOMMU
282 help
283 Support for the Renesas VMSA-compatible IPMMU Renesas found in the
284 R-Mobile APE6 and R-Car H2/M2 SoCs.
285
286 If unsure, say N.
287
Alexey Kardashevskiy4e13c1a2013-05-21 13:33:09 +1000288config SPAPR_TCE_IOMMU
289 bool "sPAPR TCE IOMMU Support"
Alexey Kardashevskiy5b251992013-05-21 13:33:11 +1000290 depends on PPC_POWERNV || PPC_PSERIES
Alexey Kardashevskiy4e13c1a2013-05-21 13:33:09 +1000291 select IOMMU_API
292 help
293 Enables bits of IOMMU API required by VFIO. The iommu_ops
294 is not implemented as it is not necessary for VFIO.
295
Will Deacon48ec83b2015-05-27 17:25:59 +0100296# ARM IOMMU support
Will Deacon45ae7cf2013-06-24 18:31:25 +0100297config ARM_SMMU
298 bool "ARM Ltd. System MMU (SMMU) Support"
Joerg Roedela20cc762015-02-04 16:53:44 +0100299 depends on (ARM64 || ARM) && MMU
Will Deacon45ae7cf2013-06-24 18:31:25 +0100300 select IOMMU_API
Will Deacon518f7132014-11-14 17:17:54 +0000301 select IOMMU_IO_PGTABLE_LPAE
Will Deacon45ae7cf2013-06-24 18:31:25 +0100302 select ARM_DMA_USE_IOMMU if ARM
303 help
304 Support for implementations of the ARM System MMU architecture
Will Deacon518f7132014-11-14 17:17:54 +0000305 versions 1 and 2.
Will Deacon45ae7cf2013-06-24 18:31:25 +0100306
307 Say Y here if your SoC includes an IOMMU device implementing
308 the ARM SMMU architecture.
309
Will Deacon48ec83b2015-05-27 17:25:59 +0100310config ARM_SMMU_V3
311 bool "ARM Ltd. System MMU Version 3 (SMMUv3) Support"
Robin Murphy08d4ca22016-09-12 17:13:46 +0100312 depends on ARM64
Will Deacon48ec83b2015-05-27 17:25:59 +0100313 select IOMMU_API
314 select IOMMU_IO_PGTABLE_LPAE
Marc Zyngier166bdbd2015-10-13 18:32:30 +0100315 select GENERIC_MSI_IRQ_DOMAIN
Will Deacon48ec83b2015-05-27 17:25:59 +0100316 help
317 Support for implementations of the ARM System MMU architecture
318 version 3 providing translation support to a PCIe root complex.
319
320 Say Y here if your system includes an IOMMU device implementing
321 the ARM SMMUv3 architecture.
322
Gerald Schaefer8128f232015-08-27 15:33:03 +0200323config S390_IOMMU
324 def_bool y if S390 && PCI
325 depends on S390 && PCI
326 select IOMMU_API
327 help
328 Support for the IOMMU API for s390 PCI devices.
329
Yong Wu0df4fab2016-02-23 01:20:50 +0800330config MTK_IOMMU
331 bool "MTK IOMMU Support"
332 depends on ARM || ARM64
333 depends on ARCH_MEDIATEK || COMPILE_TEST
Arnd Bergmann19288322016-02-29 10:19:06 +0100334 select ARM_DMA_USE_IOMMU
Yong Wu0df4fab2016-02-23 01:20:50 +0800335 select IOMMU_API
336 select IOMMU_DMA
337 select IOMMU_IO_PGTABLE_ARMV7S
338 select MEMORY
339 select MTK_SMI
340 help
341 Support for the M4U on certain Mediatek SOCs. M4U is MultiMedia
342 Memory Management Unit. This option enables remapping of DMA memory
343 accesses for the multimedia subsystem.
344
345 If unsure, say N here.
346
Honghui Zhangb17336c2016-06-08 17:51:00 +0800347config MTK_IOMMU_V1
348 bool "MTK IOMMU Version 1 (M4U gen1) Support"
349 depends on ARM
350 depends on ARCH_MEDIATEK || COMPILE_TEST
351 select ARM_DMA_USE_IOMMU
352 select IOMMU_API
353 select MEMORY
354 select MTK_SMI
355 select COMMON_CLK_MT2701_MMSYS
356 select COMMON_CLK_MT2701_IMGSYS
357 select COMMON_CLK_MT2701_VDECSYS
358 help
359 Support for the M4U on certain Mediatek SoCs. M4U generation 1 HW is
360 Multimedia Memory Managememt Unit. This option enables remapping of
361 DMA memory accesses for the multimedia subsystem.
362
363 if unsure, say N here.
364
Ohad Ben-Cohenab493a02011-06-02 02:48:05 +0300365endif # IOMMU_SUPPORT