Chris Leech | c13c826 | 2006-05-23 17:18:44 -0700 | [diff] [blame] | 1 | # |
| 2 | # DMA engine configuration |
| 3 | # |
| 4 | |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 5 | menuconfig DMADEVICES |
Haavard Skinnemoen | 6d4f587 | 2007-11-28 16:21:43 -0800 | [diff] [blame] | 6 | bool "DMA Engine support" |
Dan Williams | 04ce9ab | 2009-06-03 14:22:28 -0700 | [diff] [blame] | 7 | depends on HAS_DMA |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 8 | help |
Haavard Skinnemoen | 6d4f587 | 2007-11-28 16:21:43 -0800 | [diff] [blame] | 9 | DMA engines can do asynchronous data transfers without |
| 10 | involving the host CPU. Currently, this framework can be |
| 11 | used to offload memory copies in the network stack and |
Dan Williams | 9c402f4 | 2008-06-27 01:21:11 -0700 | [diff] [blame] | 12 | RAID operations in the MD driver. This menu only presents |
| 13 | DMA Device drivers supported by the configured arch, it may |
| 14 | be empty in some cases. |
Chris Leech | c13c826 | 2006-05-23 17:18:44 -0700 | [diff] [blame] | 15 | |
Linus Walleij | 6c664a8 | 2010-02-09 22:34:54 +0100 | [diff] [blame] | 16 | config DMADEVICES_DEBUG |
| 17 | bool "DMA Engine debugging" |
| 18 | depends on DMADEVICES != n |
| 19 | help |
| 20 | This is an option for use by developers; most people should |
| 21 | say N here. This enables DMA engine core and driver debugging. |
| 22 | |
| 23 | config DMADEVICES_VDEBUG |
| 24 | bool "DMA Engine verbose debugging" |
| 25 | depends on DMADEVICES_DEBUG != n |
| 26 | help |
| 27 | This is an option for use by developers; most people should |
| 28 | say N here. This enables deeper (more verbose) debugging of |
| 29 | the DMA engine core and drivers. |
| 30 | |
| 31 | |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 32 | if DMADEVICES |
Chris Leech | db21733 | 2006-06-17 21:24:58 -0700 | [diff] [blame] | 33 | |
Chris Leech | 0bbd5f4 | 2006-05-23 17:35:34 -0700 | [diff] [blame] | 34 | comment "DMA Devices" |
| 35 | |
Siva Yerramreddy | 95b4ecb | 2014-07-11 14:04:21 -0700 | [diff] [blame] | 36 | config INTEL_MIC_X100_DMA |
| 37 | tristate "Intel MIC X100 DMA Driver" |
| 38 | depends on 64BIT && X86 && INTEL_MIC_BUS |
Sudeep Dutt | ce05b68 | 2014-07-14 14:23:52 -0700 | [diff] [blame] | 39 | select DMA_ENGINE |
Siva Yerramreddy | 95b4ecb | 2014-07-11 14:04:21 -0700 | [diff] [blame] | 40 | help |
| 41 | This enables DMA support for the Intel Many Integrated Core |
| 42 | (MIC) family of PCIe form factor coprocessor X100 devices that |
| 43 | run a 64 bit Linux OS. This driver will be used by both MIC |
| 44 | host and card drivers. |
| 45 | |
| 46 | If you are building host kernel with a MIC device or a card |
| 47 | kernel for a MIC device, then say M (recommended) or Y, else |
| 48 | say N. If unsure say N. |
| 49 | |
| 50 | More information about the Intel MIC family as well as the Linux |
| 51 | OS and tools for MIC to use with this driver are available from |
| 52 | <http://software.intel.com/en-us/mic-developer>. |
| 53 | |
Dan Williams | 5fc6d89 | 2010-10-07 16:44:50 -0700 | [diff] [blame] | 54 | config ASYNC_TX_ENABLE_CHANNEL_SWITCH |
Dan Williams | 138f4c3 | 2009-09-08 17:42:51 -0700 | [diff] [blame] | 55 | bool |
| 56 | |
Linus Walleij | e8689e6 | 2010-09-28 15:57:37 +0200 | [diff] [blame] | 57 | config AMBA_PL08X |
| 58 | bool "ARM PrimeCell PL080 or PL081 support" |
Kees Cook | c6a0aec | 2012-10-23 13:01:54 -0700 | [diff] [blame] | 59 | depends on ARM_AMBA |
Linus Walleij | e8689e6 | 2010-09-28 15:57:37 +0200 | [diff] [blame] | 60 | select DMA_ENGINE |
Russell King | 083be28 | 2012-05-26 14:09:53 +0100 | [diff] [blame] | 61 | select DMA_VIRTUAL_CHANNELS |
Linus Walleij | e8689e6 | 2010-09-28 15:57:37 +0200 | [diff] [blame] | 62 | help |
| 63 | Platform has a PL08x DMAC device |
| 64 | which can provide DMA engine support |
| 65 | |
Chris Leech | 0bbd5f4 | 2006-05-23 17:35:34 -0700 | [diff] [blame] | 66 | config INTEL_IOATDMA |
| 67 | tristate "Intel I/OAT DMA support" |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 68 | depends on PCI && X86 |
| 69 | select DMA_ENGINE |
Dan Williams | 3cc377b | 2013-12-09 10:33:16 -0800 | [diff] [blame] | 70 | select DMA_ENGINE_RAID |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 71 | select DCA |
| 72 | help |
| 73 | Enable support for the Intel(R) I/OAT DMA engine present |
| 74 | in recent Intel Xeon chipsets. |
| 75 | |
| 76 | Say Y here if you have such a chipset. |
| 77 | |
| 78 | If unsure, say N. |
Dan Williams | c211092 | 2007-01-02 13:52:26 -0700 | [diff] [blame] | 79 | |
| 80 | config INTEL_IOP_ADMA |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 81 | tristate "Intel IOP ADMA support" |
| 82 | depends on ARCH_IOP32X || ARCH_IOP33X || ARCH_IOP13XX |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 83 | select DMA_ENGINE |
Dan Williams | 5fc6d89 | 2010-10-07 16:44:50 -0700 | [diff] [blame] | 84 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 85 | help |
| 86 | Enable support for the Intel(R) IOP Series RAID engines. |
Dan Williams | c211092 | 2007-01-02 13:52:26 -0700 | [diff] [blame] | 87 | |
Andy Shevchenko | 61a7649 | 2013-06-05 15:26:44 +0300 | [diff] [blame] | 88 | source "drivers/dma/dw/Kconfig" |
Hein Tibosch | d5ea7b5 | 2012-10-25 13:38:05 -0700 | [diff] [blame] | 89 | |
Nicolas Ferre | dc78baa | 2009-07-03 19:24:33 +0200 | [diff] [blame] | 90 | config AT_HDMAC |
| 91 | tristate "Atmel AHB DMA support" |
Nicolas Ferre | f898fed | 2012-03-15 11:31:58 +0100 | [diff] [blame] | 92 | depends on ARCH_AT91 |
Nicolas Ferre | dc78baa | 2009-07-03 19:24:33 +0200 | [diff] [blame] | 93 | select DMA_ENGINE |
| 94 | help |
Nicolas Ferre | f898fed | 2012-03-15 11:31:58 +0100 | [diff] [blame] | 95 | Support the Atmel AHB DMA controller. |
Nicolas Ferre | dc78baa | 2009-07-03 19:24:33 +0200 | [diff] [blame] | 96 | |
Ludovic Desroches | e1f7c9e | 2014-10-22 17:22:18 +0200 | [diff] [blame] | 97 | config AT_XDMAC |
| 98 | tristate "Atmel XDMA support" |
Ludovic Desroches | 6e5ae29 | 2014-11-13 11:52:39 +0100 | [diff] [blame] | 99 | depends on ARCH_AT91 |
Ludovic Desroches | e1f7c9e | 2014-10-22 17:22:18 +0200 | [diff] [blame] | 100 | select DMA_ENGINE |
| 101 | help |
| 102 | Support the Atmel XDMA controller. |
| 103 | |
Zhang Wei | 173acc7 | 2008-03-01 07:42:48 -0700 | [diff] [blame] | 104 | config FSL_DMA |
Hongbo Zhang | 8de7a7d | 2013-09-26 17:33:43 +0800 | [diff] [blame] | 105 | tristate "Freescale Elo series DMA support" |
Timur Tabi | 77cd62e | 2008-09-26 17:00:11 -0700 | [diff] [blame] | 106 | depends on FSL_SOC |
Zhang Wei | 173acc7 | 2008-03-01 07:42:48 -0700 | [diff] [blame] | 107 | select DMA_ENGINE |
Dan Williams | 5fc6d89 | 2010-10-07 16:44:50 -0700 | [diff] [blame] | 108 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
Zhang Wei | 173acc7 | 2008-03-01 07:42:48 -0700 | [diff] [blame] | 109 | ---help--- |
Hongbo Zhang | 8de7a7d | 2013-09-26 17:33:43 +0800 | [diff] [blame] | 110 | Enable support for the Freescale Elo series DMA controllers. |
| 111 | The Elo is the DMA controller on some mpc82xx and mpc83xx parts, the |
| 112 | EloPlus is on mpc85xx and mpc86xx and Pxxx parts, and the Elo3 is on |
| 113 | some Txxx and Bxxx parts. |
Zhang Wei | 173acc7 | 2008-03-01 07:42:48 -0700 | [diff] [blame] | 114 | |
Xuelin Shi | ad80da6 | 2015-03-03 14:26:22 +0800 | [diff] [blame] | 115 | config FSL_RAID |
| 116 | tristate "Freescale RAID engine Support" |
| 117 | depends on FSL_SOC && !ASYNC_TX_ENABLE_CHANNEL_SWITCH |
| 118 | select DMA_ENGINE |
| 119 | select DMA_ENGINE_RAID |
| 120 | ---help--- |
| 121 | Enable support for Freescale RAID Engine. RAID Engine is |
| 122 | available on some QorIQ SoCs (like P5020/P5040). It has |
| 123 | the capability to offload memcpy, xor and pq computation |
| 124 | for raid5/6. |
| 125 | |
Andy Shevchenko | 2b49e0c | 2015-02-23 16:24:42 +0200 | [diff] [blame] | 126 | source "drivers/dma/hsu/Kconfig" |
| 127 | |
Piotr Ziecik | 0fb6f73 | 2010-02-05 03:42:52 +0000 | [diff] [blame] | 128 | config MPC512X_DMA |
| 129 | tristate "Freescale MPC512x built-in DMA engine support" |
Ilya Yanok | ba2eea2 | 2010-10-27 01:52:57 +0200 | [diff] [blame] | 130 | depends on PPC_MPC512x || PPC_MPC831x |
Piotr Ziecik | 0fb6f73 | 2010-02-05 03:42:52 +0000 | [diff] [blame] | 131 | select DMA_ENGINE |
| 132 | ---help--- |
| 133 | Enable support for the Freescale MPC512x built-in DMA engine. |
| 134 | |
Philippe De Muyter | 9a32299 | 2012-10-12 17:52:45 +0200 | [diff] [blame] | 135 | source "drivers/dma/bestcomm/Kconfig" |
| 136 | |
Saeed Bishara | ff7b047 | 2008-07-08 11:58:36 -0700 | [diff] [blame] | 137 | config MV_XOR |
| 138 | bool "Marvell XOR engine support" |
| 139 | depends on PLAT_ORION |
Saeed Bishara | ff7b047 | 2008-07-08 11:58:36 -0700 | [diff] [blame] | 140 | select DMA_ENGINE |
Dan Williams | 3cc377b | 2013-12-09 10:33:16 -0800 | [diff] [blame] | 141 | select DMA_ENGINE_RAID |
Dan Williams | 5fc6d89 | 2010-10-07 16:44:50 -0700 | [diff] [blame] | 142 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
Saeed Bishara | ff7b047 | 2008-07-08 11:58:36 -0700 | [diff] [blame] | 143 | ---help--- |
| 144 | Enable support for the Marvell XOR engine. |
| 145 | |
Guennadi Liakhovetski | 5296b56 | 2009-01-19 15:36:21 -0700 | [diff] [blame] | 146 | config MX3_IPU |
| 147 | bool "MX3x Image Processing Unit support" |
Sascha Hauer | 8e2d41f | 2011-08-24 08:41:09 +0200 | [diff] [blame] | 148 | depends on ARCH_MXC |
Guennadi Liakhovetski | 5296b56 | 2009-01-19 15:36:21 -0700 | [diff] [blame] | 149 | select DMA_ENGINE |
| 150 | default y |
| 151 | help |
| 152 | If you plan to use the Image Processing unit in the i.MX3x, say |
| 153 | Y here. If unsure, select Y. |
| 154 | |
| 155 | config MX3_IPU_IRQS |
| 156 | int "Number of dynamically mapped interrupts for IPU" |
| 157 | depends on MX3_IPU |
| 158 | range 2 137 |
| 159 | default 4 |
| 160 | help |
| 161 | Out of 137 interrupt sources on i.MX31 IPU only very few are used. |
| 162 | To avoid bloating the irq_desc[] array we allocate a sufficient |
| 163 | number of IRQ slots and map them dynamically to specific sources. |
| 164 | |
Robert Jarzmik | a57e16c | 2015-05-25 23:29:20 +0200 | [diff] [blame] | 165 | config PXA_DMA |
| 166 | bool "PXA DMA support" |
| 167 | depends on (ARCH_MMP || ARCH_PXA) |
| 168 | select DMA_ENGINE |
| 169 | select DMA_VIRTUAL_CHANNELS |
| 170 | help |
| 171 | Support the DMA engine for PXA. It is also compatible with MMP PDMA |
| 172 | platform. The internal DMA IP of all PXA variants is supported, with |
| 173 | 16 to 32 channels for peripheral to memory or memory to memory |
| 174 | transfers. |
| 175 | |
Atsushi Nemoto | ea76f0b | 2009-04-23 00:40:30 +0900 | [diff] [blame] | 176 | config TXX9_DMAC |
| 177 | tristate "Toshiba TXx9 SoC DMA support" |
| 178 | depends on MACH_TX49XX || MACH_TX39XX |
| 179 | select DMA_ENGINE |
| 180 | help |
| 181 | Support the TXx9 SoC internal DMA controller. This can be |
| 182 | integrated in chips such as the Toshiba TX4927/38/39. |
| 183 | |
Laxman Dewangan | ec8a158 | 2012-06-06 10:55:27 +0530 | [diff] [blame] | 184 | config TEGRA20_APB_DMA |
| 185 | bool "NVIDIA Tegra20 APB DMA support" |
| 186 | depends on ARCH_TEGRA |
| 187 | select DMA_ENGINE |
| 188 | help |
| 189 | Support for the NVIDIA Tegra20 APB DMA controller driver. The |
| 190 | DMA controller is having multiple DMA channel which can be |
| 191 | configured for different peripherals like audio, UART, SPI, |
| 192 | I2C etc which is in APB bus. |
| 193 | This DMA controller transfers data from memory to peripheral fifo |
| 194 | or vice versa. It does not support memory to memory data transfer. |
| 195 | |
Heiko Stuebner | ddeccb8 | 2013-10-08 06:42:10 +0900 | [diff] [blame] | 196 | config S3C24XX_DMAC |
| 197 | tristate "Samsung S3C24XX DMA support" |
Arnd Bergmann | d50b9e2 | 2015-01-24 13:09:54 +0900 | [diff] [blame] | 198 | depends on ARCH_S3C24XX |
Heiko Stuebner | ddeccb8 | 2013-10-08 06:42:10 +0900 | [diff] [blame] | 199 | select DMA_ENGINE |
| 200 | select DMA_VIRTUAL_CHANNELS |
| 201 | help |
| 202 | Support for the Samsung S3C24XX DMA controller driver. The |
| 203 | DMA controller is having multiple DMA channels which can be |
| 204 | configured for different peripherals like audio, UART, SPI. |
| 205 | The DMA controller can transfer data from memory to peripheral, |
| 206 | periphal to memory, periphal to periphal and memory to memory. |
| 207 | |
Shimoda, Yoshihiro | 189b4ee | 2013-04-23 20:00:06 +0900 | [diff] [blame] | 208 | source "drivers/dma/sh/Kconfig" |
Nobuhiro Iwamatsu | d8902ad | 2009-09-07 03:26:23 +0000 | [diff] [blame] | 209 | |
Linus Walleij | 61f135b | 2009-11-19 19:49:17 +0100 | [diff] [blame] | 210 | config COH901318 |
| 211 | bool "ST-Ericsson COH901318 DMA support" |
| 212 | select DMA_ENGINE |
| 213 | depends on ARCH_U300 |
| 214 | help |
| 215 | Enable support for ST-Ericsson COH 901 318 DMA. |
| 216 | |
Linus Walleij | 8d318a5 | 2010-03-30 15:33:42 +0200 | [diff] [blame] | 217 | config STE_DMA40 |
| 218 | bool "ST-Ericsson DMA40 support" |
| 219 | depends on ARCH_U8500 |
| 220 | select DMA_ENGINE |
| 221 | help |
| 222 | Support for ST-Ericsson DMA40 controller |
| 223 | |
Anatolij Gustschin | 12458ea | 2009-12-11 21:24:44 -0700 | [diff] [blame] | 224 | config AMCC_PPC440SPE_ADMA |
| 225 | tristate "AMCC PPC440SPe ADMA support" |
| 226 | depends on 440SPe || 440SP |
| 227 | select DMA_ENGINE |
Dan Williams | 3cc377b | 2013-12-09 10:33:16 -0800 | [diff] [blame] | 228 | select DMA_ENGINE_RAID |
Anatolij Gustschin | 12458ea | 2009-12-11 21:24:44 -0700 | [diff] [blame] | 229 | select ARCH_HAS_ASYNC_TX_FIND_CHANNEL |
Dan Williams | 5fc6d89 | 2010-10-07 16:44:50 -0700 | [diff] [blame] | 230 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
Anatolij Gustschin | 12458ea | 2009-12-11 21:24:44 -0700 | [diff] [blame] | 231 | help |
| 232 | Enable support for the AMCC PPC440SPe RAID engines. |
| 233 | |
Richard Röjfors | de5d445 | 2010-03-25 19:44:21 +0100 | [diff] [blame] | 234 | config TIMB_DMA |
| 235 | tristate "Timberdale FPGA DMA support" |
Jean Delvare | 2dda47d | 2014-04-03 11:32:06 +0200 | [diff] [blame] | 236 | depends on MFD_TIMBERDALE |
Richard Röjfors | de5d445 | 2010-03-25 19:44:21 +0100 | [diff] [blame] | 237 | select DMA_ENGINE |
| 238 | help |
| 239 | Enable support for the Timberdale FPGA DMA engine. |
| 240 | |
Rongjun Ying | ca21a14 | 2011-10-27 19:22:39 -0700 | [diff] [blame] | 241 | config SIRF_DMA |
Barry Song | f7d935d | 2012-11-01 22:54:43 +0800 | [diff] [blame] | 242 | tristate "CSR SiRFprimaII/SiRFmarco DMA support" |
| 243 | depends on ARCH_SIRF |
Rongjun Ying | ca21a14 | 2011-10-27 19:22:39 -0700 | [diff] [blame] | 244 | select DMA_ENGINE |
| 245 | help |
| 246 | Enable support for the CSR SiRFprimaII DMA engine. |
| 247 | |
Matt Porter | c2dde5f | 2012-08-22 21:09:34 -0400 | [diff] [blame] | 248 | config TI_EDMA |
Guenter Roeck | 7644804 | 2013-08-22 14:03:24 -0700 | [diff] [blame] | 249 | bool "TI EDMA support" |
Santosh Shilimkar | e7ed8b4 | 2013-09-30 11:04:42 -0400 | [diff] [blame] | 250 | depends on ARCH_DAVINCI || ARCH_OMAP || ARCH_KEYSTONE |
Matt Porter | c2dde5f | 2012-08-22 21:09:34 -0400 | [diff] [blame] | 251 | select DMA_ENGINE |
| 252 | select DMA_VIRTUAL_CHANNELS |
Josh Boyer | c2b9e97 | 2013-09-04 09:32:03 -0400 | [diff] [blame] | 253 | select TI_PRIV_EDMA |
Matt Porter | c2dde5f | 2012-08-22 21:09:34 -0400 | [diff] [blame] | 254 | default n |
| 255 | help |
| 256 | Enable support for the TI EDMA controller. This DMA |
| 257 | engine is found on TI DaVinci and AM33xx parts. |
| 258 | |
Peter Ujfalusi | a074ae3 | 2015-04-09 12:35:49 +0300 | [diff] [blame] | 259 | config TI_DMA_CROSSBAR |
| 260 | bool |
| 261 | |
Anatolij Gustschin | 12458ea | 2009-12-11 21:24:44 -0700 | [diff] [blame] | 262 | config ARCH_HAS_ASYNC_TX_FIND_CHANNEL |
| 263 | bool |
| 264 | |
Jassi Brar | b3040e4 | 2010-05-23 20:28:19 -0700 | [diff] [blame] | 265 | config PL330_DMA |
| 266 | tristate "DMA API Driver for PL330" |
| 267 | select DMA_ENGINE |
Boojin Kim | 1b9bb71 | 2011-09-02 09:44:30 +0900 | [diff] [blame] | 268 | depends on ARM_AMBA |
Jassi Brar | b3040e4 | 2010-05-23 20:28:19 -0700 | [diff] [blame] | 269 | help |
| 270 | Select if your platform has one or more PL330 DMACs. |
| 271 | You need to provide platform specific settings via |
| 272 | platform_data for a dma-pl330 device. |
| 273 | |
Yong Wang | 0c42bd0 | 2010-07-30 16:23:03 +0800 | [diff] [blame] | 274 | config PCH_DMA |
Tomoya MORINAGA | ca7fe2d | 2011-11-17 16:14:23 +0900 | [diff] [blame] | 275 | tristate "Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA" |
Jean Delvare | 4828b49 | 2014-05-16 16:17:37 +0200 | [diff] [blame] | 276 | depends on PCI && (X86_32 || COMPILE_TEST) |
Yong Wang | 0c42bd0 | 2010-07-30 16:23:03 +0800 | [diff] [blame] | 277 | select DMA_ENGINE |
| 278 | help |
Tomoya MORINAGA | 2cdf245 | 2011-01-05 17:43:52 +0900 | [diff] [blame] | 279 | Enable support for Intel EG20T PCH DMA engine. |
| 280 | |
Tomoya MORINAGA | e79e72b | 2011-11-17 16:14:22 +0900 | [diff] [blame] | 281 | This driver also can be used for LAPIS Semiconductor IOH(Input/ |
Tomoya MORINAGA | ca7fe2d | 2011-11-17 16:14:23 +0900 | [diff] [blame] | 282 | Output Hub), ML7213, ML7223 and ML7831. |
| 283 | ML7213 IOH is for IVI(In-Vehicle Infotainment) use, ML7223 IOH is |
| 284 | for MP(Media Phone) use and ML7831 IOH is for general purpose use. |
| 285 | ML7213/ML7223/ML7831 is companion chip for Intel Atom E6xx series. |
| 286 | ML7213/ML7223/ML7831 is completely compatible for Intel EG20T PCH. |
Yong Wang | 0c42bd0 | 2010-07-30 16:23:03 +0800 | [diff] [blame] | 287 | |
Sascha Hauer | 1ec1e82 | 2010-09-30 13:56:34 +0000 | [diff] [blame] | 288 | config IMX_SDMA |
| 289 | tristate "i.MX SDMA support" |
Sascha Hauer | 8e2d41f | 2011-08-24 08:41:09 +0200 | [diff] [blame] | 290 | depends on ARCH_MXC |
Sascha Hauer | 1ec1e82 | 2010-09-30 13:56:34 +0000 | [diff] [blame] | 291 | select DMA_ENGINE |
| 292 | help |
| 293 | Support the i.MX SDMA engine. This engine is integrated into |
Fabio Estevam | 50cf553 | 2014-08-28 13:50:19 -0300 | [diff] [blame] | 294 | Freescale i.MX25/31/35/51/53/6 chips. |
Sascha Hauer | 1ec1e82 | 2010-09-30 13:56:34 +0000 | [diff] [blame] | 295 | |
Sascha Hauer | 1f1846c | 2010-10-06 10:25:55 +0200 | [diff] [blame] | 296 | config IMX_DMA |
| 297 | tristate "i.MX DMA support" |
Vinod Koul | 5b2e02e | 2012-03-27 13:53:00 +0530 | [diff] [blame] | 298 | depends on ARCH_MXC |
Sascha Hauer | 1f1846c | 2010-10-06 10:25:55 +0200 | [diff] [blame] | 299 | select DMA_ENGINE |
| 300 | help |
| 301 | Support the i.MX DMA engine. This engine is integrated into |
| 302 | Freescale i.MX1/21/27 chips. |
| 303 | |
Shawn Guo | a580b8c | 2011-02-27 00:47:42 +0800 | [diff] [blame] | 304 | config MXS_DMA |
| 305 | bool "MXS DMA support" |
Huang Shijie | f5c5584 | 2012-06-06 21:22:59 -0400 | [diff] [blame] | 306 | depends on SOC_IMX23 || SOC_IMX28 || SOC_IMX6Q |
Dong Aisheng | f5b7efc | 2012-05-04 20:12:15 +0800 | [diff] [blame] | 307 | select STMP_DEVICE |
Shawn Guo | a580b8c | 2011-02-27 00:47:42 +0800 | [diff] [blame] | 308 | select DMA_ENGINE |
| 309 | help |
| 310 | Support the MXS DMA engine. This engine including APBH-DMA |
Fabio Estevam | 654fa24 | 2014-05-26 18:08:25 -0300 | [diff] [blame] | 311 | and APBX-DMA is integrated into Freescale i.MX23/28/MX6Q/MX6DL chips. |
Shawn Guo | a580b8c | 2011-02-27 00:47:42 +0800 | [diff] [blame] | 312 | |
Mika Westerberg | 760ee1c | 2011-05-29 13:10:02 +0300 | [diff] [blame] | 313 | config EP93XX_DMA |
| 314 | bool "Cirrus Logic EP93xx DMA support" |
| 315 | depends on ARCH_EP93XX |
| 316 | select DMA_ENGINE |
| 317 | help |
| 318 | Enable support for the Cirrus Logic EP93xx M2P/M2M DMA controller. |
| 319 | |
Russell King | 6365bea | 2012-01-09 21:44:07 +0000 | [diff] [blame] | 320 | config DMA_SA11X0 |
| 321 | tristate "SA-11x0 DMA support" |
| 322 | depends on ARCH_SA1100 |
| 323 | select DMA_ENGINE |
Russell King | 50437bf | 2012-04-13 12:07:23 +0100 | [diff] [blame] | 324 | select DMA_VIRTUAL_CHANNELS |
Russell King | 6365bea | 2012-01-09 21:44:07 +0000 | [diff] [blame] | 325 | help |
| 326 | Support the DMA engine found on Intel StrongARM SA-1100 and |
| 327 | SA-1110 SoCs. This DMA engine can only be used with on-chip |
| 328 | devices. |
| 329 | |
Zhangfei Gao | c6da0ba | 2012-06-15 11:04:08 +0800 | [diff] [blame] | 330 | config MMP_TDMA |
| 331 | bool "MMP Two-Channel DMA support" |
Vinod Koul | 49d57b5 | 2012-06-22 10:29:53 +0530 | [diff] [blame] | 332 | depends on ARCH_MMP |
Zhangfei Gao | c6da0ba | 2012-06-15 11:04:08 +0800 | [diff] [blame] | 333 | select DMA_ENGINE |
Qiao Zhou | b9f10a1 | 2013-12-05 09:36:21 +0800 | [diff] [blame] | 334 | select MMP_SRAM |
Zhangfei Gao | c6da0ba | 2012-06-15 11:04:08 +0800 | [diff] [blame] | 335 | help |
| 336 | Support the MMP Two-Channel DMA engine. |
| 337 | This engine used for MMP Audio DMA and pxa910 SQU. |
Qiao Zhou | b9f10a1 | 2013-12-05 09:36:21 +0800 | [diff] [blame] | 338 | It needs sram driver under mach-mmp. |
Zhangfei Gao | c6da0ba | 2012-06-15 11:04:08 +0800 | [diff] [blame] | 339 | |
| 340 | Say Y here if you enabled MMP ADMA, otherwise say N. |
| 341 | |
Russell King | 7bedaa5 | 2012-04-13 12:10:24 +0100 | [diff] [blame] | 342 | config DMA_OMAP |
| 343 | tristate "OMAP DMA support" |
| 344 | depends on ARCH_OMAP |
| 345 | select DMA_ENGINE |
| 346 | select DMA_VIRTUAL_CHANNELS |
Peter Ujfalusi | a074ae3 | 2015-04-09 12:35:49 +0300 | [diff] [blame] | 347 | select TI_DMA_CROSSBAR if SOC_DRA7XX |
Russell King | 7bedaa5 | 2012-04-13 12:10:24 +0100 | [diff] [blame] | 348 | |
Florian Meier | 96286b5 | 2014-01-06 20:18:24 +0100 | [diff] [blame] | 349 | config DMA_BCM2835 |
| 350 | tristate "BCM2835 DMA engine support" |
Paul Bolle | dd1ed37 | 2014-02-09 15:39:25 +0100 | [diff] [blame] | 351 | depends on ARCH_BCM2835 |
Florian Meier | 96286b5 | 2014-01-06 20:18:24 +0100 | [diff] [blame] | 352 | select DMA_ENGINE |
| 353 | select DMA_VIRTUAL_CHANNELS |
| 354 | |
Sebastian Andrzej Siewior | 9b3452d | 2013-06-20 12:13:04 +0200 | [diff] [blame] | 355 | config TI_CPPI41 |
| 356 | tristate "AM33xx CPPI41 DMA support" |
| 357 | depends on ARCH_OMAP |
| 358 | select DMA_ENGINE |
| 359 | help |
| 360 | The Communications Port Programming Interface (CPPI) 4.1 DMA engine |
| 361 | is currently used by the USB driver on AM335x platforms. |
| 362 | |
Zhangfei Gao | c8acd6a | 2012-09-03 11:03:45 +0800 | [diff] [blame] | 363 | config MMP_PDMA |
| 364 | bool "MMP PDMA support" |
| 365 | depends on (ARCH_MMP || ARCH_PXA) |
| 366 | select DMA_ENGINE |
| 367 | help |
Masanari Iida | 8c88126 | 2013-09-29 20:54:15 +0900 | [diff] [blame] | 368 | Support the MMP PDMA engine for PXA and MMP platform. |
Zhangfei Gao | c8acd6a | 2012-09-03 11:03:45 +0800 | [diff] [blame] | 369 | |
Lars-Peter Clausen | 7c169a4 | 2013-05-30 18:25:02 +0200 | [diff] [blame] | 370 | config DMA_JZ4740 |
| 371 | tristate "JZ4740 DMA support" |
| 372 | depends on MACH_JZ4740 |
| 373 | select DMA_ENGINE |
| 374 | select DMA_VIRTUAL_CHANNELS |
| 375 | |
Alex Smith | d894fc6 | 2015-03-18 16:16:36 +0000 | [diff] [blame] | 376 | config DMA_JZ4780 |
| 377 | tristate "JZ4780 DMA support" |
| 378 | depends on MACH_JZ4780 |
| 379 | select DMA_ENGINE |
| 380 | select DMA_VIRTUAL_CHANNELS |
| 381 | help |
| 382 | This selects support for the DMA controller in Ingenic JZ4780 SoCs. |
| 383 | If you have a board based on such a SoC and wish to use DMA for |
| 384 | devices which can use the DMA controller, say Y or M here. |
| 385 | |
Zhangfei Gao | 8e6152b | 2013-08-27 10:20:10 +0800 | [diff] [blame] | 386 | config K3_DMA |
| 387 | tristate "Hisilicon K3 DMA support" |
| 388 | depends on ARCH_HI3xxx |
| 389 | select DMA_ENGINE |
| 390 | select DMA_VIRTUAL_CHANNELS |
| 391 | help |
| 392 | Support the DMA engine for Hisilicon K3 platform |
| 393 | devices. |
| 394 | |
Jonas Jensen | 5f9e685 | 2014-01-17 09:46:05 +0100 | [diff] [blame] | 395 | config MOXART_DMA |
| 396 | tristate "MOXART DMA support" |
| 397 | depends on ARCH_MOXART |
| 398 | select DMA_ENGINE |
Rob Herring | e803d98 | 2014-02-01 16:35:43 -0600 | [diff] [blame] | 399 | select DMA_OF |
Jonas Jensen | 5f9e685 | 2014-01-17 09:46:05 +0100 | [diff] [blame] | 400 | select DMA_VIRTUAL_CHANNELS |
| 401 | help |
| 402 | Enable support for the MOXA ART SoC DMA controller. |
Jingchang Lu | d6be34f | 2014-02-18 10:17:12 +0800 | [diff] [blame] | 403 | |
| 404 | config FSL_EDMA |
| 405 | tristate "Freescale eDMA engine support" |
| 406 | depends on OF |
| 407 | select DMA_ENGINE |
| 408 | select DMA_VIRTUAL_CHANNELS |
| 409 | help |
| 410 | Support the Freescale eDMA engine with programmable channel |
| 411 | multiplexing capability for DMA request sources(slot). |
| 412 | This module can be found on Freescale Vybrid and LS-1 SoCs. |
Jonas Jensen | 5f9e685 | 2014-01-17 09:46:05 +0100 | [diff] [blame] | 413 | |
Srikanth Thokala | 9cd4360 | 2014-04-23 20:23:26 +0530 | [diff] [blame] | 414 | config XILINX_VDMA |
| 415 | tristate "Xilinx AXI VDMA Engine" |
| 416 | depends on (ARCH_ZYNQ || MICROBLAZE) |
| 417 | select DMA_ENGINE |
| 418 | help |
| 419 | Enable support for Xilinx AXI VDMA Soft IP. |
| 420 | |
| 421 | This engine provides high-bandwidth direct memory access |
| 422 | between memory and AXI4-Stream video type target |
| 423 | peripherals including peripherals which support AXI4- |
| 424 | Stream Video Protocol. It has two stream interfaces/ |
| 425 | channels, Memory Mapped to Stream (MM2S) and Stream to |
| 426 | Memory Mapped (S2MM) for the data transfers. |
| 427 | |
Maxime Ripard | 5558593 | 2014-07-17 21:46:16 +0200 | [diff] [blame] | 428 | config DMA_SUN6I |
| 429 | tristate "Allwinner A31 SoCs DMA support" |
Chen-Yu Tsai | 0b04ddf | 2014-11-07 12:15:47 +0800 | [diff] [blame] | 430 | depends on MACH_SUN6I || MACH_SUN8I || COMPILE_TEST |
Maxime Ripard | a0bbe99 | 2014-08-07 19:00:44 +0200 | [diff] [blame] | 431 | depends on RESET_CONTROLLER |
Maxime Ripard | 5558593 | 2014-07-17 21:46:16 +0200 | [diff] [blame] | 432 | select DMA_ENGINE |
| 433 | select DMA_VIRTUAL_CHANNELS |
| 434 | help |
Chen-Yu Tsai | 0b04ddf | 2014-11-07 12:15:47 +0800 | [diff] [blame] | 435 | Support for the DMA engine first found in Allwinner A31 SoCs. |
Maxime Ripard | 5558593 | 2014-07-17 21:46:16 +0200 | [diff] [blame] | 436 | |
Guennadi Liakhovetski | b45b262 | 2014-07-19 12:48:51 +0200 | [diff] [blame] | 437 | config NBPFAXI_DMA |
| 438 | tristate "Renesas Type-AXI NBPF DMA support" |
| 439 | select DMA_ENGINE |
Guennadi Liakhovetski | cfc6abc | 2014-08-06 16:35:41 +0200 | [diff] [blame] | 440 | depends on ARM || COMPILE_TEST |
Guennadi Liakhovetski | b45b262 | 2014-07-19 12:48:51 +0200 | [diff] [blame] | 441 | help |
| 442 | Support for "Type-AXI" NBPF DMA IPs from Renesas |
| 443 | |
Andrew Bresticker | 5689ba7 | 2014-12-11 14:59:17 -0800 | [diff] [blame] | 444 | config IMG_MDC_DMA |
| 445 | tristate "IMG MDC support" |
| 446 | depends on MIPS || COMPILE_TEST |
| 447 | depends on MFD_SYSCON |
| 448 | select DMA_ENGINE |
| 449 | select DMA_VIRTUAL_CHANNELS |
| 450 | help |
| 451 | Enable support for the IMG multi-threaded DMA controller (MDC). |
| 452 | |
Rameshwar Prasad Sahu | 9f2fd0d | 2015-03-18 19:17:34 +0530 | [diff] [blame] | 453 | config XGENE_DMA |
| 454 | tristate "APM X-Gene DMA support" |
Jean Delvare | 8016614 | 2015-04-26 12:52:02 +0200 | [diff] [blame] | 455 | depends on ARCH_XGENE || COMPILE_TEST |
Rameshwar Prasad Sahu | 9f2fd0d | 2015-03-18 19:17:34 +0530 | [diff] [blame] | 456 | select DMA_ENGINE |
| 457 | select DMA_ENGINE_RAID |
| 458 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
| 459 | help |
| 460 | Enable support for the APM X-Gene SoC DMA engine. |
| 461 | |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 462 | config DMA_ENGINE |
| 463 | bool |
| 464 | |
Russell King | 50437bf | 2012-04-13 12:07:23 +0100 | [diff] [blame] | 465 | config DMA_VIRTUAL_CHANNELS |
| 466 | tristate |
| 467 | |
Andy Shevchenko | 1b2e98b | 2013-04-09 14:05:43 +0300 | [diff] [blame] | 468 | config DMA_ACPI |
| 469 | def_bool y |
| 470 | depends on ACPI |
| 471 | |
Vinod Koul | 5fa422c | 2013-02-12 09:15:02 -0800 | [diff] [blame] | 472 | config DMA_OF |
| 473 | def_bool y |
| 474 | depends on OF |
Alexander Popov | 2795eed | 2014-07-30 15:58:51 +0400 | [diff] [blame] | 475 | select DMA_ENGINE |
Vinod Koul | 5fa422c | 2013-02-12 09:15:02 -0800 | [diff] [blame] | 476 | |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 477 | comment "DMA Clients" |
| 478 | depends on DMA_ENGINE |
| 479 | |
Dan Williams | 729b5d1 | 2009-03-25 09:13:25 -0700 | [diff] [blame] | 480 | config ASYNC_TX_DMA |
| 481 | bool "Async_tx: Offload support for the async_tx api" |
Dan Williams | 9a8de63 | 2009-09-08 15:06:10 -0700 | [diff] [blame] | 482 | depends on DMA_ENGINE |
Dan Williams | 729b5d1 | 2009-03-25 09:13:25 -0700 | [diff] [blame] | 483 | help |
| 484 | This allows the async_tx api to take advantage of offload engines for |
| 485 | memcpy, memset, xor, and raid6 p+q operations. If your platform has |
| 486 | a dma engine that can perform raid operations and you have enabled |
| 487 | MD_RAID456 say Y. |
| 488 | |
| 489 | If unsure, say N. |
| 490 | |
Haavard Skinnemoen | 4a776f0 | 2008-07-08 11:58:45 -0700 | [diff] [blame] | 491 | config DMATEST |
| 492 | tristate "DMA Test client" |
| 493 | depends on DMA_ENGINE |
| 494 | help |
| 495 | Simple DMA test client. Say N unless you're debugging a |
| 496 | DMA Device driver. |
| 497 | |
Dan Williams | 3cc377b | 2013-12-09 10:33:16 -0800 | [diff] [blame] | 498 | config DMA_ENGINE_RAID |
| 499 | bool |
| 500 | |
Andy Gross | e7c0fe2 | 2014-03-29 18:53:16 +0530 | [diff] [blame] | 501 | config QCOM_BAM_DMA |
| 502 | tristate "QCOM BAM DMA support" |
| 503 | depends on ARCH_QCOM || (COMPILE_TEST && OF && ARM) |
| 504 | select DMA_ENGINE |
| 505 | select DMA_VIRTUAL_CHANNELS |
| 506 | ---help--- |
| 507 | Enable support for the QCOM BAM DMA controller. This controller |
| 508 | provides DMA capabilities for a variety of on-chip devices. |
| 509 | |
Shannon Nelson | 2ed6dc3 | 2007-10-16 01:27:42 -0700 | [diff] [blame] | 510 | endif |