blob: c9286166fad5a9a05a5ca286fc4aade37ca4c1f6 [file] [log] [blame]
R Sricharan6b5de092012-05-10 19:46:00 +05301/*
Sricharan Rfa63d032013-06-07 18:52:47 +05302 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
R Sricharan6b5de092012-05-10 19:46:00 +05303 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8/dts-v1/;
9
Florian Vaussard98ef79572013-05-31 14:32:55 +020010#include "omap5.dtsi"
J Keerthye00c27e2013-06-13 10:00:11 +053011#include <dt-bindings/interrupt-controller/irq.h>
12#include <dt-bindings/interrupt-controller/arm-gic.h>
R Sricharan6b5de092012-05-10 19:46:00 +053013
14/ {
Sricharan Rfa63d032013-06-07 18:52:47 +053015 model = "TI OMAP5 uEVM board";
16 compatible = "ti,omap5-uevm", "ti,omap5";
R Sricharan6b5de092012-05-10 19:46:00 +053017
18 memory {
19 device_type = "memory";
Santosh Shilimkar03178c62013-01-18 11:43:16 +053020 reg = <0x80000000 0x7F000000>; /* 2032 MB */
R Sricharan6b5de092012-05-10 19:46:00 +053021 };
Balaji T K5dd18b02012-08-07 12:48:21 +053022
Tomi Valkeinen6ac732e2014-03-12 11:57:03 +020023 aliases {
24 display0 = &hdmi0;
25 };
26
Balaji T K5dd18b02012-08-07 12:48:21 +053027 vmmcsd_fixed: fixedregulator-mmcsd {
28 compatible = "regulator-fixed";
29 regulator-name = "vmmcsd_fixed";
30 regulator-min-microvolt = <3000000>;
31 regulator-max-microvolt = <3000000>;
32 };
Sourav Poddar5449fbc2012-07-25 11:03:27 +053033
Roger Quadrosed7f8e82013-06-07 18:52:48 +053034 /* HS USB Host PHY on PORT 2 */
35 hsusb2_phy: hsusb2_phy {
36 compatible = "usb-nop-xceiv";
Roger Quadros8ae9b592013-09-24 11:53:53 +030037 reset-gpios = <&gpio3 16 GPIO_ACTIVE_LOW>; /* gpio3_80 HUB_NRESET */
Roger Quadros2ecf8aa2014-02-27 16:18:29 +020038 clocks = <&auxclk1_ck>;
39 clock-names = "main_clk";
Roger Quadros153030c2013-06-18 19:04:46 +030040 clock-frequency = <19200000>;
Roger Quadrosed7f8e82013-06-07 18:52:48 +053041 };
42
Roger Quadrosed7f8e82013-06-07 18:52:48 +053043 /* HS USB Host PHY on PORT 3 */
44 hsusb3_phy: hsusb3_phy {
45 compatible = "usb-nop-xceiv";
Roger Quadros8ae9b592013-09-24 11:53:53 +030046 reset-gpios = <&gpio3 15 GPIO_ACTIVE_LOW>; /* gpio3_79 ETH_NRESET */
Roger Quadrosed7f8e82013-06-07 18:52:48 +053047 };
48
Dan Murphy66155302013-06-07 18:52:49 +053049 leds {
50 compatible = "gpio-leds";
51 led@1 {
52 label = "omap5:blue:usr1";
53 gpios = <&gpio5 25 GPIO_ACTIVE_HIGH>; /* gpio5_153 D1 LED */
54 linux,default-trigger = "heartbeat";
55 default-state = "off";
56 };
57 };
Tomi Valkeinen6ac732e2014-03-12 11:57:03 +020058
59 tpd12s015: encoder@0 {
60 compatible = "ti,tpd12s015";
61
62 pinctrl-names = "default";
63 pinctrl-0 = <&tpd12s015_pins>;
64
65 gpios = <&gpio9 0 GPIO_ACTIVE_HIGH>, /* TCA6424A P01, CT CP HPD */
66 <&gpio9 1 GPIO_ACTIVE_HIGH>, /* TCA6424A P00, LS OE */
67 <&gpio7 1 GPIO_ACTIVE_HIGH>; /* GPIO 193, HPD */
68
69 ports {
70 #address-cells = <1>;
71 #size-cells = <0>;
72
73 port@0 {
74 reg = <0>;
75
76 tpd12s015_in: endpoint@0 {
77 remote-endpoint = <&hdmi_out>;
78 };
79 };
80
81 port@1 {
82 reg = <1>;
83
84 tpd12s015_out: endpoint@0 {
85 remote-endpoint = <&hdmi_connector_in>;
86 };
87 };
88 };
89 };
90
91 hdmi0: connector@0 {
92 compatible = "hdmi-connector";
93 label = "hdmi";
94
95 type = "b";
96
97 port {
98 hdmi_connector_in: endpoint {
99 remote-endpoint = <&tpd12s015_out>;
100 };
101 };
102 };
Balaji T K5dd18b02012-08-07 12:48:21 +0530103};
104
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300105&omap5_pmx_core {
106 pinctrl-names = "default";
107 pinctrl-0 = <
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300108 &mcpdm_pins
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300109 &mcbsp1_pins
110 &mcbsp2_pins
Roger Quadrosed7f8e82013-06-07 18:52:48 +0530111 &usbhost_pins
Dan Murphy66155302013-06-07 18:52:49 +0530112 &led_gpio_pins
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300113 >;
114
115 twl6040_pins: pinmux_twl6040_pins {
116 pinctrl-single,pins = <
Peter Ujfalusi472e623d2013-10-23 12:32:19 +0300117 0x17e (PIN_OUTPUT | MUX_MODE6) /* mcspi1_somi.gpio5_141 */
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300118 >;
119 };
120
121 mcpdm_pins: pinmux_mcpdm_pins {
122 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +0200123 0x142 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abe_clks.abe_clks */
124 0x15c (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_ul_data.abemcpdm_ul_data */
125 0x15e (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_dl_data.abemcpdm_dl_data */
126 0x160 (PIN_INPUT_PULLUP | MUX_MODE0) /* abemcpdm_frame.abemcpdm_frame */
127 0x162 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_lb_clk.abemcpdm_lb_clk */
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300128 >;
129 };
130
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300131 mcbsp1_pins: pinmux_mcbsp1_pins {
132 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +0200133 0x14c (PIN_INPUT | MUX_MODE1) /* abedmic_clk2.abemcbsp1_fsx */
134 0x14e (PIN_OUTPUT_PULLDOWN | MUX_MODE1) /* abedmic_clk3.abemcbsp1_dx */
135 0x150 (PIN_INPUT | MUX_MODE1) /* abeslimbus1_clock.abemcbsp1_clkx */
136 0x152 (PIN_INPUT_PULLDOWN | MUX_MODE1) /* abeslimbus1_data.abemcbsp1_dr */
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300137 >;
138 };
139
140 mcbsp2_pins: pinmux_mcbsp2_pins {
141 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +0200142 0x154 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dr.abemcbsp2_dr */
143 0x156 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dx.abemcbsp2_dx */
144 0x158 (PIN_INPUT | MUX_MODE0) /* abemcbsp2_fsx.abemcbsp2_fsx */
145 0x15a (PIN_INPUT | MUX_MODE0) /* abemcbsp2_clkx.abemcbsp2_clkx */
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300146 >;
147 };
Sourav Poddar9be495c2013-02-13 14:58:22 +0530148
Florian Vaussardbcd3cca2013-05-31 14:32:59 +0200149 i2c1_pins: pinmux_i2c1_pins {
150 pinctrl-single,pins = <
151 0x1b2 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_scl */
152 0x1b4 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_sda */
153 >;
154 };
Sourav Poddar9be495c2013-02-13 14:58:22 +0530155
Sourav Poddar9be495c2013-02-13 14:58:22 +0530156 i2c5_pins: pinmux_i2c5_pins {
157 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +0200158 0x184 (PIN_INPUT | MUX_MODE0) /* i2c5_scl */
159 0x186 (PIN_INPUT | MUX_MODE0) /* i2c5_sda */
Sourav Poddar9be495c2013-02-13 14:58:22 +0530160 >;
161 };
Sourav Poddar392adaf2013-02-13 14:58:44 +0530162
163 mcspi2_pins: pinmux_mcspi2_pins {
164 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +0200165 0xbc (PIN_INPUT | MUX_MODE0) /* mcspi2_clk */
166 0xbe (PIN_INPUT | MUX_MODE0) /* mcspi2_simo */
167 0xc0 (PIN_INPUT_PULLUP | MUX_MODE0) /* mcspi2_somi */
Eric Witcher05bc85d2013-10-18 02:42:34 -0400168 0xc2 (PIN_OUTPUT | MUX_MODE0) /* mcspi2_cs0 */
Sourav Poddar392adaf2013-02-13 14:58:44 +0530169 >;
170 };
171
172 mcspi3_pins: pinmux_mcspi3_pins {
173 pinctrl-single,pins = <
Eric Witcher05bc85d2013-10-18 02:42:34 -0400174 0x78 (PIN_INPUT | MUX_MODE1) /* mcspi3_somi */
175 0x7a (PIN_INPUT | MUX_MODE1) /* mcspi3_cs0 */
176 0x7c (PIN_INPUT | MUX_MODE1) /* mcspi3_simo */
177 0x7e (PIN_INPUT | MUX_MODE1) /* mcspi3_clk */
Sourav Poddar392adaf2013-02-13 14:58:44 +0530178 >;
179 };
180
181 mcspi4_pins: pinmux_mcspi4_pins {
182 pinctrl-single,pins = <
Eric Witcher05bc85d2013-10-18 02:42:34 -0400183 0x164 (PIN_INPUT | MUX_MODE1) /* mcspi4_clk */
184 0x168 (PIN_INPUT | MUX_MODE1) /* mcspi4_simo */
185 0x16a (PIN_INPUT | MUX_MODE1) /* mcspi4_somi */
186 0x16c (PIN_INPUT | MUX_MODE1) /* mcspi4_cs0 */
Sourav Poddar392adaf2013-02-13 14:58:44 +0530187 >;
188 };
Roger Quadrosed7f8e82013-06-07 18:52:48 +0530189
190 usbhost_pins: pinmux_usbhost_pins {
191 pinctrl-single,pins = <
192 0x84 (PIN_INPUT | MUX_MODE0) /* usbb2_hsic_strobe */
193 0x86 (PIN_INPUT | MUX_MODE0) /* usbb2_hsic_data */
194
195 0x19e (PIN_INPUT | MUX_MODE0) /* usbb3_hsic_strobe */
196 0x1a0 (PIN_INPUT | MUX_MODE0) /* usbb3_hsic_data */
197
198 0x70 (PIN_OUTPUT | MUX_MODE6) /* gpio3_80 HUB_NRESET */
199 0x6e (PIN_OUTPUT | MUX_MODE6) /* gpio3_79 ETH_NRESET */
200 >;
201 };
Dan Murphy66155302013-06-07 18:52:49 +0530202
203 led_gpio_pins: pinmux_led_gpio_pins {
204 pinctrl-single,pins = <
205 0x196 (PIN_OUTPUT | MUX_MODE6) /* uart3_cts_rctx.gpio5_153 */
206 >;
207 };
Sourav Poddared22fee2013-06-07 18:52:50 +0530208
209 uart1_pins: pinmux_uart1_pins {
210 pinctrl-single,pins = <
211 0x60 (PIN_OUTPUT | MUX_MODE0) /* uart1_tx.uart1_cts */
212 0x62 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_tx.uart1_cts */
213 0x64 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_rx.uart1_rts */
214 0x66 (PIN_OUTPUT | MUX_MODE0) /* uart1_rx.uart1_rts */
215 >;
216 };
217
218 uart3_pins: pinmux_uart3_pins {
219 pinctrl-single,pins = <
220 0x19a (PIN_OUTPUT | MUX_MODE0) /* uart3_rts_irsd.uart3_tx_irtx */
221 0x19c (PIN_INPUT_PULLUP | MUX_MODE0) /* uart3_rx_irrx.uart3_usbb3_hsic */
222 >;
223 };
224
225 uart5_pins: pinmux_uart5_pins {
226 pinctrl-single,pins = <
227 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart5_rx.uart5_rx */
228 0x172 (PIN_OUTPUT | MUX_MODE0) /* uart5_tx.uart5_tx */
229 0x174 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart5_cts.uart5_rts */
230 0x176 (PIN_OUTPUT | MUX_MODE0) /* uart5_cts.uart5_rts */
231 >;
232 };
233
Tomi Valkeinen6ac732e2014-03-12 11:57:03 +0200234 dss_hdmi_pins: pinmux_dss_hdmi_pins {
235 pinctrl-single,pins = <
236 0x0fc (PIN_INPUT_PULLUP | MUX_MODE0) /* hdmi_cec.hdmi_cec */
237 0x100 (PIN_INPUT | MUX_MODE0) /* hdmi_ddc_scl.hdmi_ddc_scl */
238 0x102 (PIN_INPUT | MUX_MODE0) /* hdmi_ddc_sda.hdmi_ddc_sda */
239 >;
240 };
241
242 tpd12s015_pins: pinmux_tpd12s015_pins {
243 pinctrl-single,pins = <
244 0x0fe (PIN_INPUT_PULLDOWN | MUX_MODE6) /* hdmi_hpd.gpio7_193 */
245 >;
246 };
Roger Quadrosed7f8e82013-06-07 18:52:48 +0530247};
248
249&omap5_pmx_wkup {
250 pinctrl-names = "default";
251 pinctrl-0 = <
252 &usbhost_wkup_pins
253 >;
254
255 usbhost_wkup_pins: pinmux_usbhost_wkup_pins {
256 pinctrl-single,pins = <
257 0x1A (PIN_OUTPUT | MUX_MODE0) /* fref_clk1_out, USB hub clk */
258 >;
259 };
Peter Ujfalusi8bbacc52012-10-04 14:57:28 +0300260};
261
Balaji T K5dd18b02012-08-07 12:48:21 +0530262&mmc1 {
Nishanth Menone18235a2013-07-29 12:03:02 -0500263 vmmc-supply = <&ldo9_reg>;
Balaji T K5dd18b02012-08-07 12:48:21 +0530264 bus-width = <4>;
265};
266
267&mmc2 {
268 vmmc-supply = <&vmmcsd_fixed>;
269 bus-width = <8>;
270 ti,non-removable;
271};
272
273&mmc3 {
274 bus-width = <4>;
275 ti,non-removable;
276};
277
278&mmc4 {
279 status = "disabled";
280};
281
282&mmc5 {
283 status = "disabled";
R Sricharan6b5de092012-05-10 19:46:00 +0530284};
Sourav Poddar08f3e212012-07-25 11:02:43 +0530285
Sourav Poddar9be495c2013-02-13 14:58:22 +0530286&i2c1 {
287 pinctrl-names = "default";
288 pinctrl-0 = <&i2c1_pins>;
289
290 clock-frequency = <400000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530291
292 palmas: palmas@48 {
293 compatible = "ti,palmas";
294 interrupts = <GIC_SPI 7 IRQ_TYPE_NONE>; /* IRQ_SYS_1N */
295 interrupt-parent = <&gic>;
296 reg = <0x48>;
297 interrupt-controller;
298 #interrupt-cells = <2>;
Nishanth Menon86583372013-09-19 14:11:36 -0500299 ti,system-power-controller;
J Keerthye00c27e2013-06-13 10:00:11 +0530300
Felipe Balbie3a412c2013-08-21 20:01:32 +0530301 extcon_usb3: palmas_usb {
302 compatible = "ti,palmas-usb-vid";
303 ti,enable-vbus-detection;
304 ti,enable-id-detection;
305 ti,wakeup;
306 };
307
Peter Ujfalusi55be2c52014-07-10 14:24:01 +0300308 clk32kgaudio: palmas_clk32k@1 {
309 compatible = "ti,palmas-clk32kgaudio";
310 #clock-cells = <0>;
311 };
312
J Keerthye00c27e2013-06-13 10:00:11 +0530313 palmas_pmic {
314 compatible = "ti,palmas-pmic";
315 interrupt-parent = <&palmas>;
316 interrupts = <14 IRQ_TYPE_NONE>;
317 interrupt-name = "short-irq";
318
319 ti,ldo6-vibrator;
320
321 regulators {
322 smps123_reg: smps123 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500323 /* VDD_OPP_MPU */
J Keerthye00c27e2013-06-13 10:00:11 +0530324 regulator-name = "smps123";
325 regulator-min-microvolt = < 600000>;
326 regulator-max-microvolt = <1500000>;
327 regulator-always-on;
328 regulator-boot-on;
329 };
330
331 smps45_reg: smps45 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500332 /* VDD_OPP_MM */
J Keerthye00c27e2013-06-13 10:00:11 +0530333 regulator-name = "smps45";
334 regulator-min-microvolt = < 600000>;
335 regulator-max-microvolt = <1310000>;
336 regulator-always-on;
337 regulator-boot-on;
338 };
339
340 smps6_reg: smps6 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500341 /* VDD_DDR3 - over VDD_SMPS6 */
J Keerthye00c27e2013-06-13 10:00:11 +0530342 regulator-name = "smps6";
343 regulator-min-microvolt = <1200000>;
344 regulator-max-microvolt = <1200000>;
345 regulator-always-on;
346 regulator-boot-on;
347 };
348
349 smps7_reg: smps7 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500350 /* VDDS_1v8_OMAP over VDDS_1v8_MAIN */
J Keerthye00c27e2013-06-13 10:00:11 +0530351 regulator-name = "smps7";
352 regulator-min-microvolt = <1800000>;
353 regulator-max-microvolt = <1800000>;
354 regulator-always-on;
355 regulator-boot-on;
356 };
357
358 smps8_reg: smps8 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500359 /* VDD_OPP_CORE */
J Keerthye00c27e2013-06-13 10:00:11 +0530360 regulator-name = "smps8";
361 regulator-min-microvolt = < 600000>;
362 regulator-max-microvolt = <1310000>;
363 regulator-always-on;
364 regulator-boot-on;
365 };
366
367 smps9_reg: smps9 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500368 /* VDDA_2v1_AUD over VDD_2v1 */
J Keerthye00c27e2013-06-13 10:00:11 +0530369 regulator-name = "smps9";
370 regulator-min-microvolt = <2100000>;
371 regulator-max-microvolt = <2100000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530372 ti,smps-range = <0x80>;
373 };
374
Kishon Vijay Abraham I94489962013-08-12 15:07:01 +0530375 smps10_out2_reg: smps10_out2 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500376 /* VBUS_5V_OTG */
Kishon Vijay Abraham I94489962013-08-12 15:07:01 +0530377 regulator-name = "smps10_out2";
378 regulator-min-microvolt = <5000000>;
379 regulator-max-microvolt = <5000000>;
380 regulator-always-on;
381 regulator-boot-on;
382 };
383
384 smps10_out1_reg: smps10_out1 {
385 /* VBUS_5V_OTG */
386 regulator-name = "smps10_out1";
J Keerthye00c27e2013-06-13 10:00:11 +0530387 regulator-min-microvolt = <5000000>;
388 regulator-max-microvolt = <5000000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530389 };
390
391 ldo1_reg: ldo1 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500392 /* VDDAPHY_CAM: vdda_csiport */
J Keerthye00c27e2013-06-13 10:00:11 +0530393 regulator-name = "ldo1";
Nishanth Menone18235a2013-07-29 12:03:02 -0500394 regulator-min-microvolt = <1500000>;
395 regulator-max-microvolt = <1800000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530396 };
397
398 ldo2_reg: ldo2 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500399 /* VCC_2V8_DISP: Does not go anywhere */
J Keerthye00c27e2013-06-13 10:00:11 +0530400 regulator-name = "ldo2";
Nishanth Menonbd3c5542013-07-29 12:03:03 -0500401 regulator-min-microvolt = <2800000>;
402 regulator-max-microvolt = <2800000>;
403 /* Unused */
404 status = "disabled";
J Keerthye00c27e2013-06-13 10:00:11 +0530405 };
406
407 ldo3_reg: ldo3 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500408 /* VDDAPHY_MDM: vdda_lli */
J Keerthye00c27e2013-06-13 10:00:11 +0530409 regulator-name = "ldo3";
Nishanth Menone18235a2013-07-29 12:03:02 -0500410 regulator-min-microvolt = <1500000>;
411 regulator-max-microvolt = <1500000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530412 regulator-boot-on;
Nishanth Menone18235a2013-07-29 12:03:02 -0500413 /* Only if Modem is used */
414 status = "disabled";
J Keerthye00c27e2013-06-13 10:00:11 +0530415 };
416
417 ldo4_reg: ldo4 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500418 /* VDDAPHY_DISP: vdda_dsiport/hdmi */
J Keerthye00c27e2013-06-13 10:00:11 +0530419 regulator-name = "ldo4";
Nishanth Menone18235a2013-07-29 12:03:02 -0500420 regulator-min-microvolt = <1500000>;
421 regulator-max-microvolt = <1800000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530422 };
423
424 ldo5_reg: ldo5 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500425 /* VDDA_1V8_PHY: usb/sata/hdmi.. */
J Keerthye00c27e2013-06-13 10:00:11 +0530426 regulator-name = "ldo5";
427 regulator-min-microvolt = <1800000>;
428 regulator-max-microvolt = <1800000>;
429 regulator-always-on;
430 regulator-boot-on;
431 };
432
433 ldo6_reg: ldo6 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500434 /* VDDS_1V2_WKUP: hsic/ldo_emu_wkup */
J Keerthye00c27e2013-06-13 10:00:11 +0530435 regulator-name = "ldo6";
Nishanth Menone18235a2013-07-29 12:03:02 -0500436 regulator-min-microvolt = <1200000>;
437 regulator-max-microvolt = <1200000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530438 regulator-always-on;
439 regulator-boot-on;
440 };
441
442 ldo7_reg: ldo7 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500443 /* VDD_VPP: vpp1 */
J Keerthye00c27e2013-06-13 10:00:11 +0530444 regulator-name = "ldo7";
Nishanth Menone18235a2013-07-29 12:03:02 -0500445 regulator-min-microvolt = <2000000>;
446 regulator-max-microvolt = <2000000>;
447 /* Only for efuse reprograming! */
448 status = "disabled";
J Keerthye00c27e2013-06-13 10:00:11 +0530449 };
450
451 ldo8_reg: ldo8 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500452 /* VDD_3v0: Does not go anywhere */
J Keerthye00c27e2013-06-13 10:00:11 +0530453 regulator-name = "ldo8";
Nishanth Menonbd3c5542013-07-29 12:03:03 -0500454 regulator-min-microvolt = <3000000>;
455 regulator-max-microvolt = <3000000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530456 regulator-boot-on;
Nishanth Menonbd3c5542013-07-29 12:03:03 -0500457 /* Unused */
458 status = "disabled";
J Keerthye00c27e2013-06-13 10:00:11 +0530459 };
460
461 ldo9_reg: ldo9 {
Nishanth Menon3709d322013-07-29 12:03:01 -0500462 /* VCC_DV_SDIO: vdds_sdcard */
J Keerthye00c27e2013-06-13 10:00:11 +0530463 regulator-name = "ldo9";
464 regulator-min-microvolt = <1800000>;
Nishanth Menone18235a2013-07-29 12:03:02 -0500465 regulator-max-microvolt = <3000000>;
J Keerthye00c27e2013-06-13 10:00:11 +0530466 regulator-boot-on;
467 };
468
469 ldoln_reg: ldoln {
Nishanth Menon3709d322013-07-29 12:03:01 -0500470 /* VDDA_1v8_REF: vdds_osc/mm_l4per.. */
J Keerthye00c27e2013-06-13 10:00:11 +0530471 regulator-name = "ldoln";
472 regulator-min-microvolt = <1800000>;
473 regulator-max-microvolt = <1800000>;
474 regulator-always-on;
475 regulator-boot-on;
476 };
477
478 ldousb_reg: ldousb {
Nishanth Menon3709d322013-07-29 12:03:01 -0500479 /* VDDA_3V_USB: VDDA_USBHS33 */
J Keerthye00c27e2013-06-13 10:00:11 +0530480 regulator-name = "ldousb";
481 regulator-min-microvolt = <3250000>;
482 regulator-max-microvolt = <3250000>;
483 regulator-always-on;
484 regulator-boot-on;
485 };
Nishanth Menone18235a2013-07-29 12:03:02 -0500486
487 regen3_reg: regen3 {
488 /* REGEN3 controls LDO9 supply to card */
489 regulator-name = "regen3";
490 regulator-always-on;
491 regulator-boot-on;
492 };
J Keerthye00c27e2013-06-13 10:00:11 +0530493 };
494 };
495 };
Peter Ujfalusi4b54a2c2014-07-10 14:24:02 +0300496
497 twl6040: twl@4b {
498 compatible = "ti,twl6040";
499 reg = <0x4b>;
500
501 pinctrl-names = "default";
502 pinctrl-0 = <&twl6040_pins>;
503
504 interrupts = <GIC_SPI 119 IRQ_TYPE_NONE>; /* IRQ_SYS_2N cascaded to gic */
505 interrupt-parent = <&gic>;
506 ti,audpwron-gpio = <&gpio5 13 0>; /* gpio line 141 */
507
508 vio-supply = <&smps7_reg>;
509 v2v1-supply = <&smps9_reg>;
510 enable-active-high;
511
512 clocks = <&clk32kgaudio>;
513 clock-names = "clk32k";
514 };
Sourav Poddar9be495c2013-02-13 14:58:22 +0530515};
516
Sourav Poddar9be495c2013-02-13 14:58:22 +0530517&i2c5 {
518 pinctrl-names = "default";
519 pinctrl-0 = <&i2c5_pins>;
520
521 clock-frequency = <400000>;
Tomi Valkeinen6f0ab9a2014-03-12 11:53:26 +0200522
523 gpio9: gpio@22 {
524 compatible = "ti,tca6424";
525 reg = <0x22>;
526 gpio-controller;
527 #gpio-cells = <2>;
528 };
Sourav Poddar9be495c2013-02-13 14:58:22 +0530529};
530
Peter Ujfalusi42601d52012-10-04 14:57:24 +0300531&mcbsp3 {
532 status = "disabled";
533};
Lokesh Vutla4d2750f2012-11-05 18:22:52 +0530534
Roger Quadrosed7f8e82013-06-07 18:52:48 +0530535&usbhshost {
536 port2-mode = "ehci-hsic";
537 port3-mode = "ehci-hsic";
538};
539
540&usbhsehci {
541 phys = <0 &hsusb2_phy &hsusb3_phy>;
542};
543
Felipe Balbie3a412c2013-08-21 20:01:32 +0530544&usb3 {
545 extcon = <&extcon_usb3>;
546 vbus-supply = <&smps10_out1_reg>;
547};
548
Sourav Poddar392adaf2013-02-13 14:58:44 +0530549&mcspi1 {
550
551};
552
553&mcspi2 {
554 pinctrl-names = "default";
555 pinctrl-0 = <&mcspi2_pins>;
556};
557
558&mcspi3 {
559 pinctrl-names = "default";
560 pinctrl-0 = <&mcspi3_pins>;
561};
562
563&mcspi4 {
564 pinctrl-names = "default";
565 pinctrl-0 = <&mcspi4_pins>;
566};
Sourav Poddared22fee2013-06-07 18:52:50 +0530567
568&uart1 {
569 pinctrl-names = "default";
570 pinctrl-0 = <&uart1_pins>;
571};
572
573&uart3 {
574 pinctrl-names = "default";
575 pinctrl-0 = <&uart3_pins>;
576};
577
578&uart5 {
579 pinctrl-names = "default";
580 pinctrl-0 = <&uart5_pins>;
581};
Nishanth Menonb8981d72013-10-16 10:39:04 -0500582
583&cpu0 {
584 cpu0-supply = <&smps123_reg>;
585};
Tomi Valkeinen6ac732e2014-03-12 11:57:03 +0200586
587&dss {
588 status = "ok";
589};
590
591&hdmi {
592 status = "ok";
593 vdda-supply = <&ldo4_reg>;
594
595 pinctrl-names = "default";
596 pinctrl-0 = <&dss_hdmi_pins>;
597
598 port {
599 hdmi_out: endpoint {
600 remote-endpoint = <&tpd12s015_in>;
601 };
602 };
603};