blob: 75432b31b639d976aef4c8deccd852afc3d52097 [file] [log] [blame]
Chia-I Wu214dac62014-08-05 11:07:40 +08001/*
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -06002 * Vulkan
Chia-I Wu214dac62014-08-05 11:07:40 +08003 *
4 * Copyright (C) 2014 LunarG, Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included
14 * in all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
Chia-I Wu44e42362014-09-02 08:32:09 +080023 *
24 * Authors:
25 * Chia-I Wu <olv@lunarg.com>
Chia-I Wu214dac62014-08-05 11:07:40 +080026 */
27
28#include <stdio.h>
29#include <sys/types.h>
30#include <sys/stat.h>
31#include <fcntl.h>
32#include <unistd.h>
33
34#include "genhw/genhw.h"
Chia-I Wud8965932014-10-13 13:32:37 +080035#include "kmd/winsys.h"
Chia-I Wuec841722014-08-25 22:36:01 +080036#include "queue.h"
Chia-I Wu214dac62014-08-05 11:07:40 +080037#include "gpu.h"
Chia-I Wu032a2e32015-01-19 11:14:00 +080038#include "instance.h"
Chia-I Wu41858c82015-04-04 16:39:25 +080039#include "wsi.h"
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -060040#include "vk_debug_report_lunarg.h"
41#include "vk_debug_marker_lunarg.h"
Chia-I Wu1db76e02014-09-15 14:21:14 +080042
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -060043static const VkExtensionProperties intel_phy_dev_gpu_exts[INTEL_PHY_DEV_EXT_COUNT] = {
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -060044 {
45 .sType = VK_STRUCTURE_TYPE_EXTENSION_PROPERTIES,
46 .name = DEBUG_REPORT_EXTENSION_NAME,
47 .version = VK_DEBUG_REPORT_EXTENSION_VERSION,
48 .description = "Intel sample driver",
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -060049 },
50 {
51 .sType = VK_STRUCTURE_TYPE_EXTENSION_PROPERTIES,
52 .name = DEBUG_MARKER_EXTENSION_NAME,
53 .version = VK_DEBUG_MARKER_EXTENSION_VERSION,
54 .description = "Intel sample driver",
Chia-I Wu5b66aa52015-04-16 22:02:10 +080055 }
Chia-I Wu1db76e02014-09-15 14:21:14 +080056};
Chia-I Wu214dac62014-08-05 11:07:40 +080057
Chia-I Wuf07865e2014-09-15 13:52:21 +080058static int gpu_open_primary_node(struct intel_gpu *gpu)
59{
Chia-I Wu41858c82015-04-04 16:39:25 +080060 if (gpu->primary_fd_internal < 0)
61 gpu->primary_fd_internal = open(gpu->primary_node, O_RDWR);
62
Chia-I Wuf07865e2014-09-15 13:52:21 +080063 return gpu->primary_fd_internal;
64}
65
66static void gpu_close_primary_node(struct intel_gpu *gpu)
67{
Chia-I Wu41858c82015-04-04 16:39:25 +080068 if (gpu->primary_fd_internal >= 0) {
69 close(gpu->primary_fd_internal);
Chia-I Wuf07865e2014-09-15 13:52:21 +080070 gpu->primary_fd_internal = -1;
Chia-I Wu41858c82015-04-04 16:39:25 +080071 }
Chia-I Wuf07865e2014-09-15 13:52:21 +080072}
73
74static int gpu_open_render_node(struct intel_gpu *gpu)
75{
76 if (gpu->render_fd_internal < 0 && gpu->render_node) {
77 gpu->render_fd_internal = open(gpu->render_node, O_RDWR);
78 if (gpu->render_fd_internal < 0) {
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -060079 intel_log(gpu, VK_DBG_REPORT_ERROR_BIT, 0, VK_NULL_HANDLE, 0,
Chia-I Wuf07865e2014-09-15 13:52:21 +080080 0, "failed to open %s", gpu->render_node);
81 }
82 }
83
84 return gpu->render_fd_internal;
85}
86
87static void gpu_close_render_node(struct intel_gpu *gpu)
88{
89 if (gpu->render_fd_internal >= 0) {
90 close(gpu->render_fd_internal);
91 gpu->render_fd_internal = -1;
92 }
93}
94
Chia-I Wu214dac62014-08-05 11:07:40 +080095static const char *gpu_get_name(const struct intel_gpu *gpu)
96{
97 const char *name = NULL;
98
99 if (gen_is_hsw(gpu->devid)) {
100 if (gen_is_desktop(gpu->devid))
101 name = "Intel(R) Haswell Desktop";
102 else if (gen_is_mobile(gpu->devid))
103 name = "Intel(R) Haswell Mobile";
104 else if (gen_is_server(gpu->devid))
105 name = "Intel(R) Haswell Server";
106 }
107 else if (gen_is_ivb(gpu->devid)) {
108 if (gen_is_desktop(gpu->devid))
109 name = "Intel(R) Ivybridge Desktop";
110 else if (gen_is_mobile(gpu->devid))
111 name = "Intel(R) Ivybridge Mobile";
112 else if (gen_is_server(gpu->devid))
113 name = "Intel(R) Ivybridge Server";
114 }
115 else if (gen_is_snb(gpu->devid)) {
116 if (gen_is_desktop(gpu->devid))
117 name = "Intel(R) Sandybridge Desktop";
118 else if (gen_is_mobile(gpu->devid))
119 name = "Intel(R) Sandybridge Mobile";
120 else if (gen_is_server(gpu->devid))
121 name = "Intel(R) Sandybridge Server";
122 }
123
124 if (!name)
125 name = "Unknown Intel Chipset";
126
127 return name;
128}
129
Chia-I Wud71ff552015-02-20 12:50:12 -0700130void intel_gpu_destroy(struct intel_gpu *gpu)
Chia-I Wu214dac62014-08-05 11:07:40 +0800131{
Chia-I Wu8635e912015-04-09 14:13:57 +0800132 intel_wsi_gpu_cleanup(gpu);
Chia-I Wud71ff552015-02-20 12:50:12 -0700133
Chia-I Wu41858c82015-04-04 16:39:25 +0800134 intel_gpu_cleanup_winsys(gpu);
Chia-I Wud71ff552015-02-20 12:50:12 -0700135
Chia-I Wuf9c81ef2015-02-22 13:49:15 +0800136 intel_free(gpu, gpu->primary_node);
137 intel_free(gpu, gpu);
Chia-I Wud71ff552015-02-20 12:50:12 -0700138}
139
140static int devid_to_gen(int devid)
141{
142 int gen;
143
144 if (gen_is_hsw(devid))
145 gen = INTEL_GEN(7.5);
146 else if (gen_is_ivb(devid))
147 gen = INTEL_GEN(7);
148 else if (gen_is_snb(devid))
149 gen = INTEL_GEN(6);
150 else
151 gen = -1;
152
153#ifdef INTEL_GEN_SPECIALIZED
154 if (gen != INTEL_GEN(INTEL_GEN_SPECIALIZED))
155 gen = -1;
156#endif
157
158 return gen;
159}
160
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600161VkResult intel_gpu_create(const struct intel_instance *instance, int devid,
Chia-I Wud71ff552015-02-20 12:50:12 -0700162 const char *primary_node, const char *render_node,
163 struct intel_gpu **gpu_ret)
164{
165 const int gen = devid_to_gen(devid);
Chia-I Wuf07865e2014-09-15 13:52:21 +0800166 size_t primary_len, render_len;
Chia-I Wud71ff552015-02-20 12:50:12 -0700167 struct intel_gpu *gpu;
168
169 if (gen < 0) {
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -0600170 intel_log(instance, VK_DBG_REPORT_WARN_BIT, 0,
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600171 VK_NULL_HANDLE, 0, 0, "unsupported device id 0x%04x", devid);
172 return VK_ERROR_INITIALIZATION_FAILED;
Chia-I Wud71ff552015-02-20 12:50:12 -0700173 }
Chia-I Wu214dac62014-08-05 11:07:40 +0800174
Tony Barbour8205d902015-04-16 15:59:00 -0600175 gpu = intel_alloc(instance, sizeof(*gpu), 0, VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
Chia-I Wu214dac62014-08-05 11:07:40 +0800176 if (!gpu)
Tony Barbour8205d902015-04-16 15:59:00 -0600177 return VK_ERROR_OUT_OF_HOST_MEMORY;
Chia-I Wu214dac62014-08-05 11:07:40 +0800178
179 memset(gpu, 0, sizeof(*gpu));
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600180 /* there is no VK_DBG_OBJECT_GPU */
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -0600181 intel_handle_init(&gpu->handle, VK_OBJECT_TYPE_PHYSICAL_DEVICE, instance->icd);
Chia-I Wu214dac62014-08-05 11:07:40 +0800182
Chia-I Wu214dac62014-08-05 11:07:40 +0800183 gpu->devid = devid;
184
Chia-I Wuf07865e2014-09-15 13:52:21 +0800185 primary_len = strlen(primary_node);
186 render_len = (render_node) ? strlen(render_node) : 0;
187
Chia-I Wuf9c81ef2015-02-22 13:49:15 +0800188 gpu->primary_node = intel_alloc(gpu, primary_len + 1 +
Tony Barbour8205d902015-04-16 15:59:00 -0600189 ((render_len) ? (render_len + 1) : 0), 0, VK_SYSTEM_ALLOC_TYPE_INTERNAL);
Chia-I Wuf07865e2014-09-15 13:52:21 +0800190 if (!gpu->primary_node) {
Chia-I Wuf9c81ef2015-02-22 13:49:15 +0800191 intel_free(instance, gpu);
Tony Barbour8205d902015-04-16 15:59:00 -0600192 return VK_ERROR_OUT_OF_HOST_MEMORY;
Chia-I Wu214dac62014-08-05 11:07:40 +0800193 }
Chia-I Wuf07865e2014-09-15 13:52:21 +0800194
195 memcpy(gpu->primary_node, primary_node, primary_len + 1);
196
197 if (render_node) {
198 gpu->render_node = gpu->primary_node + primary_len + 1;
199 memcpy(gpu->render_node, render_node, render_len + 1);
BogDan Vatra80f80612015-04-30 19:28:26 +0300200 } else {
201 gpu->render_node = gpu->primary_node;
Chia-I Wuf07865e2014-09-15 13:52:21 +0800202 }
Chia-I Wu214dac62014-08-05 11:07:40 +0800203
204 gpu->gen_opaque = gen;
205
Chia-I Wu960f1952014-08-28 23:27:10 +0800206 switch (intel_gpu_gen(gpu)) {
207 case INTEL_GEN(7.5):
208 gpu->gt = gen_get_hsw_gt(devid);
209 break;
210 case INTEL_GEN(7):
211 gpu->gt = gen_get_ivb_gt(devid);
212 break;
213 case INTEL_GEN(6):
214 gpu->gt = gen_get_snb_gt(devid);
215 break;
216 }
217
Mike Stroyan9fca7122015-02-09 13:08:26 -0700218 /* 150K dwords */
219 gpu->max_batch_buffer_size = sizeof(uint32_t) * 150*1024;
Chia-I Wud6109bb2014-08-21 09:12:19 +0800220
221 /* the winsys is prepared for one reloc every two dwords, then minus 2 */
222 gpu->batch_buffer_reloc_count =
223 gpu->max_batch_buffer_size / sizeof(uint32_t) / 2 - 2;
Chia-I Wu214dac62014-08-05 11:07:40 +0800224
Chia-I Wuf07865e2014-09-15 13:52:21 +0800225 gpu->primary_fd_internal = -1;
226 gpu->render_fd_internal = -1;
227
Chia-I Wu214dac62014-08-05 11:07:40 +0800228 *gpu_ret = gpu;
229
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600230 return VK_SUCCESS;
Chia-I Wu214dac62014-08-05 11:07:40 +0800231}
232
Chia-I Wu214dac62014-08-05 11:07:40 +0800233void intel_gpu_get_props(const struct intel_gpu *gpu,
Tony Barbour8205d902015-04-16 15:59:00 -0600234 VkPhysicalDeviceProperties *props)
Chia-I Wu214dac62014-08-05 11:07:40 +0800235{
236 const char *name;
237 size_t name_len;
238
Chia-I Wu214dac62014-08-05 11:07:40 +0800239 props->apiVersion = INTEL_API_VERSION;
240 props->driverVersion = INTEL_DRIVER_VERSION;
241
242 props->vendorId = 0x8086;
243 props->deviceId = gpu->devid;
244
Tony Barbour8205d902015-04-16 15:59:00 -0600245 props->deviceType = VK_PHYSICAL_DEVICE_TYPE_INTEGRATED_GPU;
Chia-I Wu214dac62014-08-05 11:07:40 +0800246
247 /* copy GPU name */
248 name = gpu_get_name(gpu);
249 name_len = strlen(name);
Tony Barbour8205d902015-04-16 15:59:00 -0600250 if (name_len > sizeof(props->deviceName) - 1)
251 name_len = sizeof(props->deviceName) - 1;
252 memcpy(props->deviceName, name, name_len);
253 props->deviceName[name_len] = '\0';
Chia-I Wu214dac62014-08-05 11:07:40 +0800254
Chia-I Wu214dac62014-08-05 11:07:40 +0800255
Chia-I Wu214dac62014-08-05 11:07:40 +0800256 /* no size limit, but no bounded buffer could exceed 2GB */
257 props->maxInlineMemoryUpdateSize = 2u << 30;
Chia-I Wu214dac62014-08-05 11:07:40 +0800258 props->maxBoundDescriptorSets = 1;
259 props->maxThreadGroupSize = 512;
260
261 /* incremented every 80ns */
262 props->timestampFrequency = 1000 * 1000 * 1000 / 80;
263
264 props->multiColorAttachmentClears = false;
Chris Forbescbdbcff2015-05-06 09:01:36 +1200265
266 /* hardware is limited to 16 viewports */
267 props->maxViewports = INTEL_MAX_VIEWPORTS;
268
269 props->maxColorAttachments = INTEL_MAX_RENDER_TARGETS;
270
271 /* ? */
272 props->maxDescriptorSets = 2;
Chia-I Wu214dac62014-08-05 11:07:40 +0800273}
274
275void intel_gpu_get_perf(const struct intel_gpu *gpu,
Tony Barbour8205d902015-04-16 15:59:00 -0600276 VkPhysicalDevicePerformance *perf)
Chia-I Wu214dac62014-08-05 11:07:40 +0800277{
278 /* TODO */
Tony Barbour8205d902015-04-16 15:59:00 -0600279 perf->maxDeviceClock = 1.0f;
Chia-I Wu214dac62014-08-05 11:07:40 +0800280 perf->aluPerClock = 1.0f;
281 perf->texPerClock = 1.0f;
282 perf->primsPerClock = 1.0f;
283 perf->pixelsPerClock = 1.0f;
284}
285
286void intel_gpu_get_queue_props(const struct intel_gpu *gpu,
287 enum intel_gpu_engine_type engine,
Tony Barbour8205d902015-04-16 15:59:00 -0600288 VkPhysicalDeviceQueueProperties *props)
Chia-I Wu214dac62014-08-05 11:07:40 +0800289{
Chia-I Wu214dac62014-08-05 11:07:40 +0800290 switch (engine) {
291 case INTEL_GPU_ENGINE_3D:
Mark Lobodzinskifb9f5642015-05-11 17:21:15 -0500292 props->queueFlags = VK_QUEUE_GRAPHICS_BIT | VK_QUEUE_COMPUTE_BIT;
Chia-I Wu214dac62014-08-05 11:07:40 +0800293 props->queueCount = 1;
Chia-I Wuec841722014-08-25 22:36:01 +0800294 props->maxAtomicCounters = INTEL_QUEUE_ATOMIC_COUNTER_COUNT;
Chia-I Wu214dac62014-08-05 11:07:40 +0800295 props->supportsTimestamps = true;
296 break;
297 default:
298 assert(!"unknown engine type");
299 return;
300 }
301}
302
303void intel_gpu_get_memory_props(const struct intel_gpu *gpu,
Tony Barbour8205d902015-04-16 15:59:00 -0600304 VkPhysicalDeviceMemoryProperties *props)
Chia-I Wu214dac62014-08-05 11:07:40 +0800305{
Chia-I Wu214dac62014-08-05 11:07:40 +0800306 props->supportsMigration = false;
Chia-I Wu2cd1e072015-03-06 12:10:13 -0700307 props->supportsPinning = true;
Chia-I Wu214dac62014-08-05 11:07:40 +0800308}
309
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800310int intel_gpu_get_max_threads(const struct intel_gpu *gpu,
Tony Barbour8205d902015-04-16 15:59:00 -0600311 VkShaderStage stage)
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800312{
313 switch (intel_gpu_gen(gpu)) {
314 case INTEL_GEN(7.5):
315 switch (stage) {
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600316 case VK_SHADER_STAGE_VERTEX:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800317 return (gpu->gt >= 2) ? 280 : 70;
Cody Northrop293d4502015-05-05 09:38:03 -0600318 case VK_SHADER_STAGE_GEOMETRY:
319 /* values from ilo_gpe_init_gs_cso_gen7 */
320 return (gpu->gt >= 2) ? 256 : 70;
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600321 case VK_SHADER_STAGE_FRAGMENT:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800322 return (gpu->gt == 3) ? 408 :
323 (gpu->gt == 2) ? 204 : 102;
324 default:
325 break;
326 }
327 break;
328 case INTEL_GEN(7):
329 switch (stage) {
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600330 case VK_SHADER_STAGE_VERTEX:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800331 return (gpu->gt == 2) ? 128 : 36;
Cody Northrop293d4502015-05-05 09:38:03 -0600332 case VK_SHADER_STAGE_GEOMETRY:
333 /* values from ilo_gpe_init_gs_cso_gen7 */
334 return (gpu->gt == 2) ? 128 : 36;
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600335 case VK_SHADER_STAGE_FRAGMENT:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800336 return (gpu->gt == 2) ? 172 : 48;
337 default:
338 break;
339 }
340 break;
341 case INTEL_GEN(6):
342 switch (stage) {
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600343 case VK_SHADER_STAGE_VERTEX:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800344 return (gpu->gt == 2) ? 60 : 24;
Cody Northrop293d4502015-05-05 09:38:03 -0600345 case VK_SHADER_STAGE_GEOMETRY:
346 /* values from ilo_gpe_init_gs_cso_gen6 */
347 return (gpu->gt == 2) ? 28 : 21;
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600348 case VK_SHADER_STAGE_FRAGMENT:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800349 return (gpu->gt == 2) ? 80 : 40;
350 default:
351 break;
352 }
353 break;
354 default:
355 break;
356 }
357
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -0600358 intel_log(gpu, VK_DBG_REPORT_ERROR_BIT, 0, VK_NULL_HANDLE,
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800359 0, 0, "unknown Gen or shader stage");
360
361 switch (stage) {
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600362 case VK_SHADER_STAGE_VERTEX:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800363 return 1;
Cody Northrop293d4502015-05-05 09:38:03 -0600364 case VK_SHADER_STAGE_GEOMETRY:
365 return 1;
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600366 case VK_SHADER_STAGE_FRAGMENT:
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800367 return 4;
368 default:
369 return 1;
370 }
371}
372
Chia-I Wu41858c82015-04-04 16:39:25 +0800373int intel_gpu_get_primary_fd(struct intel_gpu *gpu)
Chia-I Wu1db76e02014-09-15 14:21:14 +0800374{
Chia-I Wu41858c82015-04-04 16:39:25 +0800375 return gpu_open_primary_node(gpu);
Chia-I Wu1db76e02014-09-15 14:21:14 +0800376}
377
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600378VkResult intel_gpu_init_winsys(struct intel_gpu *gpu)
Chia-I Wu214dac62014-08-05 11:07:40 +0800379{
Chia-I Wud8965932014-10-13 13:32:37 +0800380 int fd;
Chia-I Wu214dac62014-08-05 11:07:40 +0800381
Chia-I Wud8965932014-10-13 13:32:37 +0800382 assert(!gpu->winsys);
383
Chia-I Wu41858c82015-04-04 16:39:25 +0800384 fd = gpu_open_render_node(gpu);
Chia-I Wud8965932014-10-13 13:32:37 +0800385 if (fd < 0)
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600386 return VK_ERROR_UNKNOWN;
Chia-I Wud8965932014-10-13 13:32:37 +0800387
Chia-I Wuf13ed3c2015-02-22 14:09:00 +0800388 gpu->winsys = intel_winsys_create_for_fd(gpu->handle.icd, fd);
Chia-I Wud8965932014-10-13 13:32:37 +0800389 if (!gpu->winsys) {
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -0600390 intel_log(gpu, VK_DBG_REPORT_ERROR_BIT, 0,
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600391 VK_NULL_HANDLE, 0, 0, "failed to create GPU winsys");
Chia-I Wu41858c82015-04-04 16:39:25 +0800392 gpu_close_render_node(gpu);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600393 return VK_ERROR_UNKNOWN;
Chia-I Wud8965932014-10-13 13:32:37 +0800394 }
395
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600396 return VK_SUCCESS;
Chia-I Wu214dac62014-08-05 11:07:40 +0800397}
398
Chia-I Wu41858c82015-04-04 16:39:25 +0800399void intel_gpu_cleanup_winsys(struct intel_gpu *gpu)
Chia-I Wu214dac62014-08-05 11:07:40 +0800400{
Chia-I Wud8965932014-10-13 13:32:37 +0800401 if (gpu->winsys) {
402 intel_winsys_destroy(gpu->winsys);
403 gpu->winsys = NULL;
404 }
405
Chia-I Wuf07865e2014-09-15 13:52:21 +0800406 gpu_close_primary_node(gpu);
407 gpu_close_render_node(gpu);
Chia-I Wu214dac62014-08-05 11:07:40 +0800408}
409
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -0600410static bool compare_vk_extension_properties(
411 const VkExtensionProperties *op1,
412 const VkExtensionProperties *op2)
413{
414 return memcmp(op1, op2, sizeof(VkExtensionProperties)) == 0 ? true : false;
415}
416
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600417enum intel_phy_dev_ext_type intel_gpu_lookup_phy_dev_extension(
418 const struct intel_gpu *gpu,
419 const VkExtensionProperties *ext)
Chia-I Wu214dac62014-08-05 11:07:40 +0800420{
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600421 enum intel_phy_dev_ext_type type;
Chia-I Wu1db76e02014-09-15 14:21:14 +0800422
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600423 for (type = 0; type < ARRAY_SIZE(intel_phy_dev_gpu_exts); type++) {
424 if (compare_vk_extension_properties(&intel_phy_dev_gpu_exts[type], ext))
Chia-I Wu1db76e02014-09-15 14:21:14 +0800425 break;
426 }
427
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600428 assert(type < INTEL_PHY_DEV_EXT_COUNT || type == INTEL_PHY_DEV_EXT_INVALID);
Chia-I Wu1db76e02014-09-15 14:21:14 +0800429
430 return type;
Chia-I Wu214dac62014-08-05 11:07:40 +0800431}
Chia-I Wubec90a02014-08-06 12:33:03 +0800432
Tony Barbour8205d902015-04-16 15:59:00 -0600433ICD_EXPORT VkResult VKAPI vkGetPhysicalDeviceInfo(
434 VkPhysicalDevice gpu_,
435 VkPhysicalDeviceInfoType infoType,
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600436 size_t* pDataSize,
437 void* pData)
Chia-I Wubec90a02014-08-06 12:33:03 +0800438{
Chia-I Wu41858c82015-04-04 16:39:25 +0800439 struct intel_gpu *gpu = intel_gpu(gpu_);
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600440 VkResult ret = VK_SUCCESS;
Chia-I Wubec90a02014-08-06 12:33:03 +0800441
442 switch (infoType) {
Tony Barbour8205d902015-04-16 15:59:00 -0600443 case VK_PHYSICAL_DEVICE_INFO_TYPE_PROPERTIES:
444 *pDataSize = sizeof(VkPhysicalDeviceProperties);
Jon Ashburn408daec2014-12-05 09:23:52 -0700445 if (pData == NULL) {
446 return ret;
447 }
Chia-I Wubec90a02014-08-06 12:33:03 +0800448 intel_gpu_get_props(gpu, pData);
449 break;
450
Tony Barbour8205d902015-04-16 15:59:00 -0600451 case VK_PHYSICAL_DEVICE_INFO_TYPE_PERFORMANCE:
452 *pDataSize = sizeof(VkPhysicalDevicePerformance);
Jon Ashburn408daec2014-12-05 09:23:52 -0700453 if (pData == NULL) {
454 return ret;
455 }
Chia-I Wubec90a02014-08-06 12:33:03 +0800456 intel_gpu_get_perf(gpu, pData);
457 break;
458
Tony Barbour8205d902015-04-16 15:59:00 -0600459 case VK_PHYSICAL_DEVICE_INFO_TYPE_QUEUE_PROPERTIES:
Chia-I Wubec90a02014-08-06 12:33:03 +0800460 /*
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600461 * Vulkan Programmers guide, page 33:
Chia-I Wubec90a02014-08-06 12:33:03 +0800462 * to determine the data size an application calls
Tony Barbour8205d902015-04-16 15:59:00 -0600463 * vkGetPhysicalDeviceInfo() with a NULL data pointer. The
Chia-I Wubec90a02014-08-06 12:33:03 +0800464 * expected data size for all queue property structures
465 * is returned in pDataSize
466 */
Tony Barbour8205d902015-04-16 15:59:00 -0600467 *pDataSize = sizeof(VkPhysicalDeviceQueueProperties) *
Chia-I Wubec90a02014-08-06 12:33:03 +0800468 INTEL_GPU_ENGINE_COUNT;
469 if (pData != NULL) {
Tony Barbour8205d902015-04-16 15:59:00 -0600470 VkPhysicalDeviceQueueProperties *dst = pData;
Chia-I Wubec90a02014-08-06 12:33:03 +0800471 int engine;
472
473 for (engine = 0; engine < INTEL_GPU_ENGINE_COUNT; engine++) {
474 intel_gpu_get_queue_props(gpu, engine, dst);
475 dst++;
476 }
477 }
478 break;
479
Tony Barbour8205d902015-04-16 15:59:00 -0600480 case VK_PHYSICAL_DEVICE_INFO_TYPE_MEMORY_PROPERTIES:
481 *pDataSize = sizeof(VkPhysicalDeviceMemoryProperties);
Jon Ashburn408daec2014-12-05 09:23:52 -0700482 if (pData == NULL) {
483 return ret;
484 }
Chia-I Wubec90a02014-08-06 12:33:03 +0800485 intel_gpu_get_memory_props(gpu, pData);
486 break;
487
488 default:
Chia-I Wu41858c82015-04-04 16:39:25 +0800489 ret = intel_wsi_gpu_get_info(gpu, infoType, pDataSize, pData);
490 break;
Chia-I Wubec90a02014-08-06 12:33:03 +0800491 }
492
493 return ret;
494}
495
Jon Ashburneb2728b2015-04-10 14:33:07 -0600496ICD_EXPORT VkResult VKAPI vkGetGlobalExtensionInfo(
497 VkExtensionInfoType infoType,
498 uint32_t extensionIndex,
499 size_t* pDataSize,
500 void* pData)
501{
Jon Ashburneb2728b2015-04-10 14:33:07 -0600502 uint32_t *count;
503
504 if (pDataSize == NULL)
505 return VK_ERROR_INVALID_POINTER;
506
507 switch (infoType) {
508 case VK_EXTENSION_INFO_TYPE_COUNT:
509 *pDataSize = sizeof(uint32_t);
510 if (pData == NULL)
511 return VK_SUCCESS;
512 count = (uint32_t *) pData;
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600513 *count = INTEL_GLOBAL_EXT_COUNT;
Jon Ashburneb2728b2015-04-10 14:33:07 -0600514 break;
515 case VK_EXTENSION_INFO_TYPE_PROPERTIES:
Courtney Goeltzenleuchter3b66a732015-06-18 10:18:16 -0600516 /* check that *pDataSize is big enough*/
517 if (*pDataSize < sizeof(VkExtensionProperties))
518 return VK_ERROR_INVALID_MEMORY_SIZE;
519
Jon Ashburneb2728b2015-04-10 14:33:07 -0600520 *pDataSize = sizeof(VkExtensionProperties);
521 if (pData == NULL)
522 return VK_SUCCESS;
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600523 if (extensionIndex >= INTEL_GLOBAL_EXT_COUNT)
Jon Ashburneb2728b2015-04-10 14:33:07 -0600524 return VK_ERROR_INVALID_VALUE;
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600525 memcpy((VkExtensionProperties *) pData, &intel_global_gpu_exts[extensionIndex], sizeof(VkExtensionProperties));
Jon Ashburneb2728b2015-04-10 14:33:07 -0600526 break;
527 default:
528 return VK_ERROR_INVALID_VALUE;
529 };
530
531 return VK_SUCCESS;
532}
533
Tobin Ehlis0ef6ec52015-04-16 12:51:37 -0600534ICD_EXPORT VkResult VKAPI vkGetPhysicalDeviceExtensionInfo(
Tony Barbour8205d902015-04-16 15:59:00 -0600535 VkPhysicalDevice gpu,
Tobin Ehlis0ef6ec52015-04-16 12:51:37 -0600536 VkExtensionInfoType infoType,
537 uint32_t extensionIndex,
538 size_t* pDataSize,
539 void* pData)
Chia-I Wubec90a02014-08-06 12:33:03 +0800540{
Tobin Ehlis0ef6ec52015-04-16 12:51:37 -0600541 /*
542 * If/when we have device-specific extensions, should retrieve them
543 * based on the passed-in physical device
544 *
545 *VkExtensionProperties *ext_props;
546 */
547 uint32_t *count;
Chia-I Wubec90a02014-08-06 12:33:03 +0800548
Tobin Ehlis0ef6ec52015-04-16 12:51:37 -0600549 if (pDataSize == NULL)
550 return VK_ERROR_INVALID_POINTER;
551
552 switch (infoType) {
553 case VK_EXTENSION_INFO_TYPE_COUNT:
554 *pDataSize = sizeof(uint32_t);
555 if (pData == NULL)
556 return VK_SUCCESS;
557 count = (uint32_t *) pData;
558 *count = INTEL_PHY_DEV_EXT_COUNT;
559 break;
560 case VK_EXTENSION_INFO_TYPE_PROPERTIES:
561 *pDataSize = sizeof(VkExtensionProperties);
562 if (pData == NULL)
563 return VK_SUCCESS;
Courtney Goeltzenleuchter95b73722015-06-08 18:08:35 -0600564
565 *pDataSize = sizeof(VkExtensionProperties);
566 if (pData == NULL)
567 return VK_SUCCESS;
568 if (extensionIndex >= INTEL_PHY_DEV_EXT_COUNT)
569 return VK_ERROR_INVALID_VALUE;
570 memcpy((VkExtensionProperties *) pData, &intel_phy_dev_gpu_exts[extensionIndex], sizeof(VkExtensionProperties));
Tobin Ehlis0ef6ec52015-04-16 12:51:37 -0600571 break;
572 default:
573 return VK_ERROR_INVALID_VALUE;
574 };
575
576 return VK_SUCCESS;
Chia-I Wubec90a02014-08-06 12:33:03 +0800577}
Chia-I Wu251e7d92014-08-19 13:35:42 +0800578
Tony Barbour8205d902015-04-16 15:59:00 -0600579ICD_EXPORT VkResult VKAPI vkGetMultiDeviceCompatibility(
580 VkPhysicalDevice gpu0_,
581 VkPhysicalDevice gpu1_,
582 VkPhysicalDeviceCompatibilityInfo* pInfo)
Chia-I Wu251e7d92014-08-19 13:35:42 +0800583{
Chia-I Wu452f5e82014-08-31 12:39:05 +0800584 const struct intel_gpu *gpu0 = intel_gpu(gpu0_);
585 const struct intel_gpu *gpu1 = intel_gpu(gpu1_);
Tony Barbour8205d902015-04-16 15:59:00 -0600586 VkFlags compat = VK_PHYSICAL_DEVICE_COMPATIBILITY_IQ_MATCH_BIT |
587 VK_PHYSICAL_DEVICE_COMPATIBILITY_PEER_TRANSFER_BIT |
588 VK_PHYSICAL_DEVICE_COMPATIBILITY_SHARED_MEMORY_BIT |
589 VK_PHYSICAL_DEVICE_COMPATIBILITY_SHARED_DEVICE0_DISPLAY_BIT |
590 VK_PHYSICAL_DEVICE_COMPATIBILITY_SHARED_DEVICE1_DISPLAY_BIT;
Chia-I Wu452f5e82014-08-31 12:39:05 +0800591
592 if (intel_gpu_gen(gpu0) == intel_gpu_gen(gpu1))
Tony Barbour8205d902015-04-16 15:59:00 -0600593 compat |= VK_PHYSICAL_DEVICE_COMPATIBILITY_FEATURES_BIT;
Chia-I Wu452f5e82014-08-31 12:39:05 +0800594
595 pInfo->compatibilityFlags = compat;
596
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600597 return VK_SUCCESS;
Chia-I Wu251e7d92014-08-19 13:35:42 +0800598}