blob: 24640a9fe18315caf116d218c58df03a654e50c5 [file] [log] [blame]
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +00001//===-- llvm/CodeGen/VirtRegMap.cpp - Virtual Register Map ----------------===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file was developed by the LLVM research group and is distributed under
6// the University of Illinois Open Source License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
Chris Lattner8c4d88d2004-09-30 01:54:45 +000010// This file implements the VirtRegMap class.
11//
12// It also contains implementations of the the Spiller interface, which, given a
13// virtual register map and a machine function, eliminates all virtual
14// references by replacing them with physical register references - adding spill
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000015// code as necessary.
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000016//
17//===----------------------------------------------------------------------===//
18
Chris Lattner8c4d88d2004-09-30 01:54:45 +000019#define DEBUG_TYPE "spiller"
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000020#include "VirtRegMap.h"
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000021#include "llvm/Function.h"
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000022#include "llvm/CodeGen/MachineFrameInfo.h"
Chris Lattner8c4d88d2004-09-30 01:54:45 +000023#include "llvm/CodeGen/MachineFunction.h"
24#include "llvm/CodeGen/SSARegMap.h"
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000025#include "llvm/Target/TargetMachine.h"
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000026#include "llvm/Target/TargetInstrInfo.h"
Reid Spencer551ccae2004-09-01 22:55:40 +000027#include "llvm/Support/CommandLine.h"
28#include "llvm/Support/Debug.h"
Reid Spencer551ccae2004-09-01 22:55:40 +000029#include "llvm/ADT/Statistic.h"
30#include "llvm/ADT/STLExtras.h"
Chris Lattner27f29162004-10-26 15:35:58 +000031#include <algorithm>
Chris Lattner2c2c6c62006-01-22 23:41:00 +000032#include <iostream>
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000033using namespace llvm;
34
35namespace {
Chris Lattner8c4d88d2004-09-30 01:54:45 +000036 Statistic<> NumSpills("spiller", "Number of register spills");
37 Statistic<> NumStores("spiller", "Number of stores added");
38 Statistic<> NumLoads ("spiller", "Number of loads added");
Chris Lattner7fb64342004-10-01 19:04:51 +000039 Statistic<> NumReused("spiller", "Number of values reused");
Chris Lattner52b25db2004-10-01 19:47:12 +000040 Statistic<> NumDSE ("spiller", "Number of dead stores elided");
Chris Lattner1118d252006-02-03 02:02:59 +000041 Statistic<> NumDCE ("spiller", "Number of copies elided");
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000042
Chris Lattner8c4d88d2004-09-30 01:54:45 +000043 enum SpillerName { simple, local };
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +000044
Chris Lattner8c4d88d2004-09-30 01:54:45 +000045 cl::opt<SpillerName>
46 SpillerOpt("spiller",
Chris Lattner7fb64342004-10-01 19:04:51 +000047 cl::desc("Spiller to use: (default: local)"),
Chris Lattner8c4d88d2004-09-30 01:54:45 +000048 cl::Prefix,
49 cl::values(clEnumVal(simple, " simple spiller"),
50 clEnumVal(local, " local spiller"),
51 clEnumValEnd),
Chris Lattner7fb64342004-10-01 19:04:51 +000052 cl::init(local));
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000053}
54
Chris Lattner8c4d88d2004-09-30 01:54:45 +000055//===----------------------------------------------------------------------===//
56// VirtRegMap implementation
57//===----------------------------------------------------------------------===//
58
59void VirtRegMap::grow() {
Chris Lattner7f690e62004-09-30 02:15:18 +000060 Virt2PhysMap.grow(MF.getSSARegMap()->getLastVirtReg());
61 Virt2StackSlotMap.grow(MF.getSSARegMap()->getLastVirtReg());
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000062}
63
Chris Lattner8c4d88d2004-09-30 01:54:45 +000064int VirtRegMap::assignVirt2StackSlot(unsigned virtReg) {
65 assert(MRegisterInfo::isVirtualRegister(virtReg));
Chris Lattner7f690e62004-09-30 02:15:18 +000066 assert(Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &&
Chris Lattner8c4d88d2004-09-30 01:54:45 +000067 "attempt to assign stack slot to already spilled register");
Chris Lattner7f690e62004-09-30 02:15:18 +000068 const TargetRegisterClass* RC = MF.getSSARegMap()->getRegClass(virtReg);
69 int frameIndex = MF.getFrameInfo()->CreateStackObject(RC->getSize(),
70 RC->getAlignment());
71 Virt2StackSlotMap[virtReg] = frameIndex;
Chris Lattner8c4d88d2004-09-30 01:54:45 +000072 ++NumSpills;
73 return frameIndex;
74}
75
76void VirtRegMap::assignVirt2StackSlot(unsigned virtReg, int frameIndex) {
77 assert(MRegisterInfo::isVirtualRegister(virtReg));
Chris Lattner7f690e62004-09-30 02:15:18 +000078 assert(Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &&
Chris Lattner8c4d88d2004-09-30 01:54:45 +000079 "attempt to assign stack slot to already spilled register");
Chris Lattner7f690e62004-09-30 02:15:18 +000080 Virt2StackSlotMap[virtReg] = frameIndex;
Alkis Evlogimenos38af59a2004-05-29 20:38:05 +000081}
82
Chris Lattnerbec6a9e2004-10-01 23:15:36 +000083void VirtRegMap::virtFolded(unsigned VirtReg, MachineInstr *OldMI,
84 unsigned OpNo, MachineInstr *NewMI) {
85 // Move previous memory references folded to new instruction.
86 MI2VirtMapTy::iterator IP = MI2VirtMap.lower_bound(NewMI);
Misha Brukmanedf128a2005-04-21 22:36:52 +000087 for (MI2VirtMapTy::iterator I = MI2VirtMap.lower_bound(OldMI),
Chris Lattnerbec6a9e2004-10-01 23:15:36 +000088 E = MI2VirtMap.end(); I != E && I->first == OldMI; ) {
89 MI2VirtMap.insert(IP, std::make_pair(NewMI, I->second));
Chris Lattnerdbea9732004-09-30 16:35:08 +000090 MI2VirtMap.erase(I++);
Chris Lattner8c4d88d2004-09-30 01:54:45 +000091 }
Chris Lattnerdbea9732004-09-30 16:35:08 +000092
Chris Lattnerbec6a9e2004-10-01 23:15:36 +000093 ModRef MRInfo;
94 if (!OldMI->getOperand(OpNo).isDef()) {
95 assert(OldMI->getOperand(OpNo).isUse() && "Operand is not use or def?");
96 MRInfo = isRef;
97 } else {
98 MRInfo = OldMI->getOperand(OpNo).isUse() ? isModRef : isMod;
99 }
Alkis Evlogimenos5f375022004-03-01 20:05:10 +0000100
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000101 // add new memory reference
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000102 MI2VirtMap.insert(IP, std::make_pair(NewMI, std::make_pair(VirtReg, MRInfo)));
Alkis Evlogimenos5f375022004-03-01 20:05:10 +0000103}
104
Chris Lattner7f690e62004-09-30 02:15:18 +0000105void VirtRegMap::print(std::ostream &OS) const {
106 const MRegisterInfo* MRI = MF.getTarget().getRegisterInfo();
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +0000107
Chris Lattner7f690e62004-09-30 02:15:18 +0000108 OS << "********** REGISTER MAP **********\n";
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000109 for (unsigned i = MRegisterInfo::FirstVirtualRegister,
Chris Lattner7f690e62004-09-30 02:15:18 +0000110 e = MF.getSSARegMap()->getLastVirtReg(); i <= e; ++i) {
111 if (Virt2PhysMap[i] != (unsigned)VirtRegMap::NO_PHYS_REG)
112 OS << "[reg" << i << " -> " << MRI->getName(Virt2PhysMap[i]) << "]\n";
Misha Brukmanedf128a2005-04-21 22:36:52 +0000113
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000114 }
115
116 for (unsigned i = MRegisterInfo::FirstVirtualRegister,
Chris Lattner7f690e62004-09-30 02:15:18 +0000117 e = MF.getSSARegMap()->getLastVirtReg(); i <= e; ++i)
118 if (Virt2StackSlotMap[i] != VirtRegMap::NO_STACK_SLOT)
119 OS << "[reg" << i << " -> fi#" << Virt2StackSlotMap[i] << "]\n";
120 OS << '\n';
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +0000121}
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +0000122
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000123void VirtRegMap::dump() const { print(std::cerr); }
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +0000124
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000125
126//===----------------------------------------------------------------------===//
127// Simple Spiller Implementation
128//===----------------------------------------------------------------------===//
129
130Spiller::~Spiller() {}
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +0000131
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +0000132namespace {
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000133 struct SimpleSpiller : public Spiller {
134 bool runOnMachineFunction(MachineFunction& mf, const VirtRegMap &VRM);
135 };
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +0000136}
137
Chris Lattnerb0f31bf2005-01-23 22:45:13 +0000138bool SimpleSpiller::runOnMachineFunction(MachineFunction &MF,
139 const VirtRegMap &VRM) {
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000140 DEBUG(std::cerr << "********** REWRITE MACHINE CODE **********\n");
141 DEBUG(std::cerr << "********** Function: "
142 << MF.getFunction()->getName() << '\n');
Chris Lattnerb0f31bf2005-01-23 22:45:13 +0000143 const TargetMachine &TM = MF.getTarget();
144 const MRegisterInfo &MRI = *TM.getRegisterInfo();
145 bool *PhysRegsUsed = MF.getUsedPhysregs();
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000146
Chris Lattner4ea1b822004-09-30 02:33:48 +0000147 // LoadedRegs - Keep track of which vregs are loaded, so that we only load
148 // each vreg once (in the case where a spilled vreg is used by multiple
149 // operands). This is always smaller than the number of operands to the
150 // current machine instr, so it should be small.
151 std::vector<unsigned> LoadedRegs;
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000152
Chris Lattner0fc27cc2004-09-30 02:59:33 +0000153 for (MachineFunction::iterator MBBI = MF.begin(), E = MF.end();
154 MBBI != E; ++MBBI) {
155 DEBUG(std::cerr << MBBI->getBasicBlock()->getName() << ":\n");
156 MachineBasicBlock &MBB = *MBBI;
157 for (MachineBasicBlock::iterator MII = MBB.begin(),
158 E = MBB.end(); MII != E; ++MII) {
159 MachineInstr &MI = *MII;
160 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
Chris Lattner7fb64342004-10-01 19:04:51 +0000161 MachineOperand &MO = MI.getOperand(i);
Chris Lattner886dd912005-04-04 21:35:34 +0000162 if (MO.isRegister() && MO.getReg())
163 if (MRegisterInfo::isVirtualRegister(MO.getReg())) {
164 unsigned VirtReg = MO.getReg();
165 unsigned PhysReg = VRM.getPhys(VirtReg);
166 if (VRM.hasStackSlot(VirtReg)) {
167 int StackSlot = VRM.getStackSlot(VirtReg);
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000168 const TargetRegisterClass* RC =
169 MF.getSSARegMap()->getRegClass(VirtReg);
Misha Brukmanedf128a2005-04-21 22:36:52 +0000170
Chris Lattner886dd912005-04-04 21:35:34 +0000171 if (MO.isUse() &&
172 std::find(LoadedRegs.begin(), LoadedRegs.end(), VirtReg)
173 == LoadedRegs.end()) {
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000174 MRI.loadRegFromStackSlot(MBB, &MI, PhysReg, StackSlot, RC);
Chris Lattner886dd912005-04-04 21:35:34 +0000175 LoadedRegs.push_back(VirtReg);
176 ++NumLoads;
177 DEBUG(std::cerr << '\t' << *prior(MII));
178 }
Misha Brukmanedf128a2005-04-21 22:36:52 +0000179
Chris Lattner886dd912005-04-04 21:35:34 +0000180 if (MO.isDef()) {
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000181 MRI.storeRegToStackSlot(MBB, next(MII), PhysReg, StackSlot, RC);
Chris Lattner886dd912005-04-04 21:35:34 +0000182 ++NumStores;
183 }
Chris Lattner0fc27cc2004-09-30 02:59:33 +0000184 }
Chris Lattner886dd912005-04-04 21:35:34 +0000185 PhysRegsUsed[PhysReg] = true;
186 MI.SetMachineOperandReg(i, PhysReg);
187 } else {
188 PhysRegsUsed[MO.getReg()] = true;
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000189 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000190 }
Chris Lattner886dd912005-04-04 21:35:34 +0000191
Chris Lattner477e4552004-09-30 16:10:45 +0000192 DEBUG(std::cerr << '\t' << MI);
Chris Lattner4ea1b822004-09-30 02:33:48 +0000193 LoadedRegs.clear();
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +0000194 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000195 }
196 return true;
197}
198
199//===----------------------------------------------------------------------===//
200// Local Spiller Implementation
201//===----------------------------------------------------------------------===//
202
203namespace {
Chris Lattner7fb64342004-10-01 19:04:51 +0000204 /// LocalSpiller - This spiller does a simple pass over the machine basic
205 /// block to attempt to keep spills in registers as much as possible for
206 /// blocks that have low register pressure (the vreg may be spilled due to
207 /// register pressure in other blocks).
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000208 class LocalSpiller : public Spiller {
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000209 const MRegisterInfo *MRI;
Chris Lattner7fb64342004-10-01 19:04:51 +0000210 const TargetInstrInfo *TII;
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000211 public:
Chris Lattner7fb64342004-10-01 19:04:51 +0000212 bool runOnMachineFunction(MachineFunction &MF, const VirtRegMap &VRM) {
213 MRI = MF.getTarget().getRegisterInfo();
214 TII = MF.getTarget().getInstrInfo();
215 DEBUG(std::cerr << "\n**** Local spiller rewriting function '"
216 << MF.getFunction()->getName() << "':\n");
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000217
Chris Lattner7fb64342004-10-01 19:04:51 +0000218 for (MachineFunction::iterator MBB = MF.begin(), E = MF.end();
219 MBB != E; ++MBB)
220 RewriteMBB(*MBB, VRM);
221 return true;
222 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000223 private:
Chris Lattner7fb64342004-10-01 19:04:51 +0000224 void RewriteMBB(MachineBasicBlock &MBB, const VirtRegMap &VRM);
225 void ClobberPhysReg(unsigned PR, std::map<int, unsigned> &SpillSlots,
Chris Lattner07cf1412006-02-03 00:36:31 +0000226 std::multimap<unsigned, int> &PhysRegs);
Chris Lattner7fb64342004-10-01 19:04:51 +0000227 void ClobberPhysRegOnly(unsigned PR, std::map<int, unsigned> &SpillSlots,
Chris Lattner07cf1412006-02-03 00:36:31 +0000228 std::multimap<unsigned, int> &PhysRegs);
229 void ModifyStackSlot(int Slot, std::map<int, unsigned> &SpillSlots,
230 std::multimap<unsigned, int> &PhysRegs);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000231 };
232}
233
Chris Lattner66cf80f2006-02-03 23:13:58 +0000234/// AvailableSpills - As the local spiller is scanning and rewriting an MBB from
235/// top down, keep track of which spills slots are available in each register.
Chris Lattner593c9582006-02-03 23:28:46 +0000236///
237/// Note that not all physregs are created equal here. In particular, some
238/// physregs are reloads that we are allowed to clobber or ignore at any time.
239/// Other physregs are values that the register allocated program is using that
240/// we cannot CHANGE, but we can read if we like. We keep track of this on a
241/// per-stack-slot basis as the low bit in the value of the SpillSlotsAvailable
242/// entries. The predicate 'canClobberPhysReg()' checks this bit and
243/// addAvailable sets it if.
Chris Lattner66cf80f2006-02-03 23:13:58 +0000244class AvailableSpills {
245 const MRegisterInfo *MRI;
246 const TargetInstrInfo *TII;
247
248 // SpillSlotsAvailable - This map keeps track of all of the spilled virtual
249 // register values that are still available, due to being loaded or stored to,
250 // but not invalidated yet.
251 std::map<int, unsigned> SpillSlotsAvailable;
252
253 // PhysRegsAvailable - This is the inverse of SpillSlotsAvailable, indicating
254 // which stack slot values are currently held by a physreg. This is used to
255 // invalidate entries in SpillSlotsAvailable when a physreg is modified.
256 std::multimap<unsigned, int> PhysRegsAvailable;
257
258 void ClobberPhysRegOnly(unsigned PhysReg);
259public:
260 AvailableSpills(const MRegisterInfo *mri, const TargetInstrInfo *tii)
261 : MRI(mri), TII(tii) {
262 }
263
264 /// getSpillSlotPhysReg - If the specified stack slot is available in a
265 /// physical register, return that PhysReg, otherwise return 0.
266 unsigned getSpillSlotPhysReg(int Slot) const {
267 std::map<int, unsigned>::const_iterator I = SpillSlotsAvailable.find(Slot);
268 if (I != SpillSlotsAvailable.end())
Chris Lattner593c9582006-02-03 23:28:46 +0000269 return I->second >> 1; // Remove the CanClobber bit.
Chris Lattner66cf80f2006-02-03 23:13:58 +0000270 return 0;
271 }
272
273 /// addAvailable - Mark that the specified stack slot is available in the
Chris Lattner593c9582006-02-03 23:28:46 +0000274 /// specified physreg. If CanClobber is true, the physreg can be modified at
275 /// any time without changing the semantics of the program.
276 void addAvailable(int Slot, unsigned Reg, bool CanClobber = true) {
Chris Lattner66cf80f2006-02-03 23:13:58 +0000277 PhysRegsAvailable.insert(std::make_pair(Reg, Slot));
Chris Lattner593c9582006-02-03 23:28:46 +0000278 SpillSlotsAvailable[Slot] = (Reg << 1) | CanClobber;
Chris Lattner66cf80f2006-02-03 23:13:58 +0000279
280 DEBUG(std::cerr << "Remembering SS#" << Slot << " in physreg "
281 << MRI->getName(Reg) << "\n");
282 }
283
Chris Lattner593c9582006-02-03 23:28:46 +0000284 /// canClobberPhysReg - Return true if the spiller is allowed to change the
285 /// value of the specified stackslot register if it desires. The specified
286 /// stack slot must be available in a physreg for this query to make sense.
287 bool canClobberPhysReg(int Slot) const {
288 assert(SpillSlotsAvailable.count(Slot) && "Slot not available!");
289 return SpillSlotsAvailable.find(Slot)->second & 1;
290 }
Chris Lattner66cf80f2006-02-03 23:13:58 +0000291
292 /// ClobberPhysReg - This is called when the specified physreg changes
293 /// value. We use this to invalidate any info about stuff we thing lives in
294 /// it and any of its aliases.
295 void ClobberPhysReg(unsigned PhysReg);
296
297 /// ModifyStackSlot - This method is called when the value in a stack slot
298 /// changes. This removes information about which register the previous value
299 /// for this slot lives in (as the previous value is dead now).
300 void ModifyStackSlot(int Slot);
301};
302
303/// ClobberPhysRegOnly - This is called when the specified physreg changes
304/// value. We use this to invalidate any info about stuff we thing lives in it.
305void AvailableSpills::ClobberPhysRegOnly(unsigned PhysReg) {
306 std::multimap<unsigned, int>::iterator I =
307 PhysRegsAvailable.lower_bound(PhysReg);
Chris Lattner07cf1412006-02-03 00:36:31 +0000308 while (I != PhysRegsAvailable.end() && I->first == PhysReg) {
Chris Lattner7fb64342004-10-01 19:04:51 +0000309 int Slot = I->second;
Chris Lattner07cf1412006-02-03 00:36:31 +0000310 PhysRegsAvailable.erase(I++);
Chris Lattner593c9582006-02-03 23:28:46 +0000311 assert((SpillSlotsAvailable[Slot] >> 1) == PhysReg &&
Chris Lattner66cf80f2006-02-03 23:13:58 +0000312 "Bidirectional map mismatch!");
313 SpillSlotsAvailable.erase(Slot);
Chris Lattner7fb64342004-10-01 19:04:51 +0000314 DEBUG(std::cerr << "PhysReg " << MRI->getName(PhysReg)
Chris Lattner07cf1412006-02-03 00:36:31 +0000315 << " clobbered, invalidating SS#" << Slot << "\n");
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000316 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000317}
318
Chris Lattner66cf80f2006-02-03 23:13:58 +0000319/// ClobberPhysReg - This is called when the specified physreg changes
320/// value. We use this to invalidate any info about stuff we thing lives in
321/// it and any of its aliases.
322void AvailableSpills::ClobberPhysReg(unsigned PhysReg) {
Chris Lattner7fb64342004-10-01 19:04:51 +0000323 for (const unsigned *AS = MRI->getAliasSet(PhysReg); *AS; ++AS)
Chris Lattner66cf80f2006-02-03 23:13:58 +0000324 ClobberPhysRegOnly(*AS);
325 ClobberPhysRegOnly(PhysReg);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000326}
327
Chris Lattner07cf1412006-02-03 00:36:31 +0000328/// ModifyStackSlot - This method is called when the value in a stack slot
329/// changes. This removes information about which register the previous value
330/// for this slot lives in (as the previous value is dead now).
Chris Lattner66cf80f2006-02-03 23:13:58 +0000331void AvailableSpills::ModifyStackSlot(int Slot) {
332 std::map<int, unsigned>::iterator It = SpillSlotsAvailable.find(Slot);
333 if (It == SpillSlotsAvailable.end()) return;
Chris Lattner593c9582006-02-03 23:28:46 +0000334 unsigned Reg = It->second >> 1;
Chris Lattner66cf80f2006-02-03 23:13:58 +0000335 SpillSlotsAvailable.erase(It);
Chris Lattner07cf1412006-02-03 00:36:31 +0000336
337 // This register may hold the value of multiple stack slots, only remove this
338 // stack slot from the set of values the register contains.
339 std::multimap<unsigned, int>::iterator I = PhysRegsAvailable.lower_bound(Reg);
340 for (; ; ++I) {
341 assert(I != PhysRegsAvailable.end() && I->first == Reg &&
342 "Map inverse broken!");
343 if (I->second == Slot) break;
344 }
345 PhysRegsAvailable.erase(I);
346}
347
348
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000349
Chris Lattner7fb64342004-10-01 19:04:51 +0000350// ReusedOp - For each reused operand, we keep track of a bit of information, in
351// case we need to rollback upon processing a new operand. See comments below.
352namespace {
353 struct ReusedOp {
354 // The MachineInstr operand that reused an available value.
355 unsigned Operand;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000356
Chris Lattner7fb64342004-10-01 19:04:51 +0000357 // StackSlot - The spill slot of the value being reused.
358 unsigned StackSlot;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000359
Chris Lattner7fb64342004-10-01 19:04:51 +0000360 // PhysRegReused - The physical register the value was available in.
361 unsigned PhysRegReused;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000362
Chris Lattner7fb64342004-10-01 19:04:51 +0000363 // AssignedPhysReg - The physreg that was assigned for use by the reload.
364 unsigned AssignedPhysReg;
Chris Lattner8a61a752005-10-06 17:19:06 +0000365
366 // VirtReg - The virtual register itself.
367 unsigned VirtReg;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000368
Chris Lattner8a61a752005-10-06 17:19:06 +0000369 ReusedOp(unsigned o, unsigned ss, unsigned prr, unsigned apr,
370 unsigned vreg)
371 : Operand(o), StackSlot(ss), PhysRegReused(prr), AssignedPhysReg(apr),
372 VirtReg(vreg) {}
Chris Lattner7fb64342004-10-01 19:04:51 +0000373 };
374}
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000375
Chris Lattner7fb64342004-10-01 19:04:51 +0000376
377/// rewriteMBB - Keep track of which spills are available even after the
378/// register allocator is done with them. If possible, avoid reloading vregs.
379void LocalSpiller::RewriteMBB(MachineBasicBlock &MBB, const VirtRegMap &VRM) {
380
Chris Lattner7fb64342004-10-01 19:04:51 +0000381 DEBUG(std::cerr << MBB.getBasicBlock()->getName() << ":\n");
382
Chris Lattner66cf80f2006-02-03 23:13:58 +0000383 // Spills - Keep track of which spilled values are available in physregs so
384 // that we can choose to reuse the physregs instead of emitting reloads.
385 AvailableSpills Spills(MRI, TII);
386
Chris Lattner7fb64342004-10-01 19:04:51 +0000387 std::vector<ReusedOp> ReusedOperands;
388
389 // DefAndUseVReg - When we see a def&use operand that is spilled, keep track
390 // of it. ".first" is the machine operand index (should always be 0 for now),
391 // and ".second" is the virtual register that is spilled.
392 std::vector<std::pair<unsigned, unsigned> > DefAndUseVReg;
393
Chris Lattner52b25db2004-10-01 19:47:12 +0000394 // MaybeDeadStores - When we need to write a value back into a stack slot,
395 // keep track of the inserted store. If the stack slot value is never read
396 // (because the value was used from some available register, for example), and
397 // subsequently stored to, the original store is dead. This map keeps track
398 // of inserted stores that are not used. If we see a subsequent store to the
399 // same stack slot, the original store is deleted.
400 std::map<int, MachineInstr*> MaybeDeadStores;
401
Chris Lattnerb0f31bf2005-01-23 22:45:13 +0000402 bool *PhysRegsUsed = MBB.getParent()->getUsedPhysregs();
403
Chris Lattner7fb64342004-10-01 19:04:51 +0000404 for (MachineBasicBlock::iterator MII = MBB.begin(), E = MBB.end();
405 MII != E; ) {
406 MachineInstr &MI = *MII;
407 MachineBasicBlock::iterator NextMII = MII; ++NextMII;
408
409 ReusedOperands.clear();
410 DefAndUseVReg.clear();
411
412 // Process all of the spilled uses and all non spilled reg references.
413 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
414 MachineOperand &MO = MI.getOperand(i);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000415 if (!MO.isRegister() || MO.getReg() == 0)
416 continue; // Ignore non-register operands.
417
418 if (MRegisterInfo::isPhysicalRegister(MO.getReg())) {
419 // Ignore physregs for spilling, but remember that it is used by this
420 // function.
Chris Lattner886dd912005-04-04 21:35:34 +0000421 PhysRegsUsed[MO.getReg()] = true;
Chris Lattner50ea01e2005-09-09 20:29:51 +0000422 continue;
423 }
424
425 assert(MRegisterInfo::isVirtualRegister(MO.getReg()) &&
426 "Not a virtual or a physical register?");
427
428 unsigned VirtReg = MO.getReg();
429 if (!VRM.hasStackSlot(VirtReg)) {
430 // This virtual register was assigned a physreg!
431 unsigned Phys = VRM.getPhys(VirtReg);
432 PhysRegsUsed[Phys] = true;
433 MI.SetMachineOperandReg(i, Phys);
434 continue;
435 }
436
437 // This virtual register is now known to be a spilled value.
438 if (!MO.isUse())
439 continue; // Handle defs in the loop below (handle use&def here though)
Chris Lattner7fb64342004-10-01 19:04:51 +0000440
Chris Lattner50ea01e2005-09-09 20:29:51 +0000441 // If this is both a def and a use, we need to emit a store to the
442 // stack slot after the instruction. Keep track of D&U operands
443 // because we are about to change it to a physreg here.
444 if (MO.isDef()) {
445 // Remember that this was a def-and-use operand, and that the
446 // stack slot is live after this instruction executes.
447 DefAndUseVReg.push_back(std::make_pair(i, VirtReg));
448 }
449
450 int StackSlot = VRM.getStackSlot(VirtReg);
451 unsigned PhysReg;
Chris Lattner7fb64342004-10-01 19:04:51 +0000452
Chris Lattner50ea01e2005-09-09 20:29:51 +0000453 // Check to see if this stack slot is available.
Chris Lattner593c9582006-02-03 23:28:46 +0000454 if ((PhysReg = Spills.getSpillSlotPhysReg(StackSlot)) &&
455 // Don't reuse it for a def&use operand if we aren't allowed to change
456 // the physreg!
457 (!MO.isDef() || Spills.canClobberPhysReg(StackSlot))) {
Chris Lattner66cf80f2006-02-03 23:13:58 +0000458 // If this stack slot value is already available, reuse it!
Chris Lattner50ea01e2005-09-09 20:29:51 +0000459 DEBUG(std::cerr << "Reusing SS#" << StackSlot << " from physreg "
Chris Lattner66cf80f2006-02-03 23:13:58 +0000460 << MRI->getName(PhysReg) << " for vreg"
Chris Lattner50ea01e2005-09-09 20:29:51 +0000461 << VirtReg <<" instead of reloading into physreg "
462 << MRI->getName(VRM.getPhys(VirtReg)) << "\n");
Chris Lattner50ea01e2005-09-09 20:29:51 +0000463 MI.SetMachineOperandReg(i, PhysReg);
Chris Lattner7fb64342004-10-01 19:04:51 +0000464
Chris Lattner50ea01e2005-09-09 20:29:51 +0000465 // The only technical detail we have is that we don't know that
466 // PhysReg won't be clobbered by a reloaded stack slot that occurs
467 // later in the instruction. In particular, consider 'op V1, V2'.
468 // If V1 is available in physreg R0, we would choose to reuse it
469 // here, instead of reloading it into the register the allocator
470 // indicated (say R1). However, V2 might have to be reloaded
471 // later, and it might indicate that it needs to live in R0. When
472 // this occurs, we need to have information available that
473 // indicates it is safe to use R1 for the reload instead of R0.
474 //
475 // To further complicate matters, we might conflict with an alias,
476 // or R0 and R1 might not be compatible with each other. In this
477 // case, we actually insert a reload for V1 in R1, ensuring that
478 // we can get at R0 or its alias.
479 ReusedOperands.push_back(ReusedOp(i, StackSlot, PhysReg,
Chris Lattner8a61a752005-10-06 17:19:06 +0000480 VRM.getPhys(VirtReg), VirtReg));
Chris Lattner50ea01e2005-09-09 20:29:51 +0000481 ++NumReused;
482 continue;
483 }
484
485 // Otherwise, reload it and remember that we have it.
486 PhysReg = VRM.getPhys(VirtReg);
Chris Lattner172c3622006-01-04 06:47:48 +0000487 assert(PhysReg && "Must map virtreg to physreg!");
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000488 const TargetRegisterClass* RC =
489 MBB.getParent()->getSSARegMap()->getRegClass(VirtReg);
Chris Lattner7fb64342004-10-01 19:04:51 +0000490
Chris Lattner50ea01e2005-09-09 20:29:51 +0000491 RecheckRegister:
492 // Note that, if we reused a register for a previous operand, the
493 // register we want to reload into might not actually be
494 // available. If this occurs, use the register indicated by the
495 // reuser.
496 if (!ReusedOperands.empty()) // This is most often empty.
497 for (unsigned ro = 0, e = ReusedOperands.size(); ro != e; ++ro)
498 if (ReusedOperands[ro].PhysRegReused == PhysReg) {
499 // Yup, use the reload register that we didn't use before.
500 PhysReg = ReusedOperands[ro].AssignedPhysReg;
501 goto RecheckRegister;
502 } else {
503 ReusedOp &Op = ReusedOperands[ro];
504 unsigned PRRU = Op.PhysRegReused;
505 if (MRI->areAliases(PRRU, PhysReg)) {
506 // Okay, we found out that an alias of a reused register
507 // was used. This isn't good because it means we have
508 // to undo a previous reuse.
Chris Lattner8a61a752005-10-06 17:19:06 +0000509 const TargetRegisterClass *AliasRC =
510 MBB.getParent()->getSSARegMap()->getRegClass(Op.VirtReg);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000511 MRI->loadRegFromStackSlot(MBB, &MI, Op.AssignedPhysReg,
Chris Lattner8a61a752005-10-06 17:19:06 +0000512 Op.StackSlot, AliasRC);
Chris Lattner66cf80f2006-02-03 23:13:58 +0000513 Spills.ClobberPhysReg(Op.AssignedPhysReg);
514 Spills.ClobberPhysReg(Op.PhysRegReused);
515
Chris Lattner52b25db2004-10-01 19:47:12 +0000516 // Any stores to this stack slot are not dead anymore.
Chris Lattner50ea01e2005-09-09 20:29:51 +0000517 MaybeDeadStores.erase(Op.StackSlot);
Chris Lattner52b25db2004-10-01 19:47:12 +0000518
Chris Lattner50ea01e2005-09-09 20:29:51 +0000519 MI.SetMachineOperandReg(Op.Operand, Op.AssignedPhysReg);
Chris Lattner66cf80f2006-02-03 23:13:58 +0000520
521 Spills.addAvailable(Op.StackSlot, Op.AssignedPhysReg);
Chris Lattner7fb64342004-10-01 19:04:51 +0000522 ++NumLoads;
523 DEBUG(std::cerr << '\t' << *prior(MII));
Chris Lattner7fb64342004-10-01 19:04:51 +0000524
Chris Lattner50ea01e2005-09-09 20:29:51 +0000525 DEBUG(std::cerr << "Reuse undone!\n");
526 ReusedOperands.erase(ReusedOperands.begin()+ro);
527 --NumReused;
528 goto ContinueReload;
Chris Lattner7fb64342004-10-01 19:04:51 +0000529 }
530 }
Chris Lattner50ea01e2005-09-09 20:29:51 +0000531 ContinueReload:
532 PhysRegsUsed[PhysReg] = true;
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000533 MRI->loadRegFromStackSlot(MBB, &MI, PhysReg, StackSlot, RC);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000534 // This invalidates PhysReg.
Chris Lattner66cf80f2006-02-03 23:13:58 +0000535 Spills.ClobberPhysReg(PhysReg);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000536
537 // Any stores to this stack slot are not dead anymore.
538 MaybeDeadStores.erase(StackSlot);
Chris Lattner66cf80f2006-02-03 23:13:58 +0000539 Spills.addAvailable(StackSlot, PhysReg);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000540 ++NumLoads;
Chris Lattner66cf80f2006-02-03 23:13:58 +0000541 MI.SetMachineOperandReg(i, PhysReg);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000542 DEBUG(std::cerr << '\t' << *prior(MII));
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000543 }
544
Chris Lattner7fb64342004-10-01 19:04:51 +0000545 // Loop over all of the implicit defs, clearing them from our available
546 // sets.
Chris Lattnerb0f31bf2005-01-23 22:45:13 +0000547 for (const unsigned *ImpDef = TII->getImplicitDefs(MI.getOpcode());
548 *ImpDef; ++ImpDef) {
549 PhysRegsUsed[*ImpDef] = true;
Chris Lattner66cf80f2006-02-03 23:13:58 +0000550 Spills.ClobberPhysReg(*ImpDef);
Chris Lattnerb0f31bf2005-01-23 22:45:13 +0000551 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000552
Chris Lattner7fb64342004-10-01 19:04:51 +0000553 DEBUG(std::cerr << '\t' << MI);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000554
Chris Lattner7fb64342004-10-01 19:04:51 +0000555 // If we have folded references to memory operands, make sure we clear all
556 // physical registers that may contain the value of the spilled virtual
557 // register
Chris Lattner8f1d6402005-01-14 15:54:24 +0000558 VirtRegMap::MI2VirtMapTy::const_iterator I, End;
559 for (tie(I, End) = VRM.getFoldedVirts(&MI); I != End; ++I) {
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000560 DEBUG(std::cerr << "Folded vreg: " << I->second.first << " MR: "
561 << I->second.second);
562 unsigned VirtReg = I->second.first;
563 VirtRegMap::ModRef MR = I->second.second;
Chris Lattnercea86882005-09-19 06:56:21 +0000564 if (!VRM.hasStackSlot(VirtReg)) {
Chris Lattner7fb64342004-10-01 19:04:51 +0000565 DEBUG(std::cerr << ": No stack slot!\n");
Chris Lattnercea86882005-09-19 06:56:21 +0000566 continue;
567 }
568 int SS = VRM.getStackSlot(VirtReg);
569 DEBUG(std::cerr << " - StackSlot: " << SS << "\n");
570
571 // If this folded instruction is just a use, check to see if it's a
572 // straight load from the virt reg slot.
573 if ((MR & VirtRegMap::isRef) && !(MR & VirtRegMap::isMod)) {
574 int FrameIdx;
Chris Lattner40839602006-02-02 20:12:32 +0000575 if (unsigned DestReg = TII->isLoadFromStackSlot(&MI, FrameIdx)) {
576 // If this spill slot is available, turn it into a copy (or nothing)
577 // instead of leaving it as a load!
Chris Lattner66cf80f2006-02-03 23:13:58 +0000578 unsigned InReg;
579 if (FrameIdx == SS && (InReg = Spills.getSpillSlotPhysReg(SS))) {
Chris Lattnercea86882005-09-19 06:56:21 +0000580 DEBUG(std::cerr << "Promoted Load To Copy: " << MI);
581 MachineFunction &MF = *MBB.getParent();
Chris Lattner66cf80f2006-02-03 23:13:58 +0000582 if (DestReg != InReg) {
583 MRI->copyRegToReg(MBB, &MI, DestReg, InReg,
Chris Lattnercea86882005-09-19 06:56:21 +0000584 MF.getSSARegMap()->getRegClass(VirtReg));
Chris Lattner22480c42005-10-05 18:30:19 +0000585 // Revisit the copy so we make sure to notice the effects of the
586 // operation on the destreg (either needing to RA it if it's
587 // virtual or needing to clobber any values if it's physical).
588 NextMII = &MI;
589 --NextMII; // backtrack to the copy.
Chris Lattnercea86882005-09-19 06:56:21 +0000590 }
591 MBB.erase(&MI);
592 goto ProcessNextInst;
593 }
594 }
595 }
596
597 // If this reference is not a use, any previous store is now dead.
598 // Otherwise, the store to this stack slot is not dead anymore.
599 std::map<int, MachineInstr*>::iterator MDSI = MaybeDeadStores.find(SS);
600 if (MDSI != MaybeDeadStores.end()) {
601 if (MR & VirtRegMap::isRef) // Previous store is not dead.
602 MaybeDeadStores.erase(MDSI);
603 else {
604 // If we get here, the store is dead, nuke it now.
605 assert(MR == VirtRegMap::isMod && "Can't be modref!");
606 MBB.erase(MDSI->second);
607 MaybeDeadStores.erase(MDSI);
608 ++NumDSE;
609 }
610 }
611
612 // If the spill slot value is available, and this is a new definition of
613 // the value, the value is not available anymore.
614 if (MR & VirtRegMap::isMod) {
Chris Lattner07cf1412006-02-03 00:36:31 +0000615 // Notice that the value in this stack slot has been modified.
Chris Lattner66cf80f2006-02-03 23:13:58 +0000616 Spills.ModifyStackSlot(SS);
Chris Lattnercd816392006-02-02 23:29:36 +0000617
618 // If this is *just* a mod of the value, check to see if this is just a
619 // store to the spill slot (i.e. the spill got merged into the copy). If
620 // so, realize that the vreg is available now, and add the store to the
621 // MaybeDeadStore info.
622 int StackSlot;
623 if (!(MR & VirtRegMap::isRef)) {
624 if (unsigned SrcReg = TII->isStoreToStackSlot(&MI, StackSlot)) {
625 assert(MRegisterInfo::isPhysicalRegister(SrcReg) &&
626 "Src hasn't been allocated yet?");
Chris Lattner07cf1412006-02-03 00:36:31 +0000627 // Okay, this is certainly a store of SrcReg to [StackSlot]. Mark
Chris Lattnercd816392006-02-02 23:29:36 +0000628 // this as a potentially dead store in case there is a subsequent
629 // store into the stack slot without a read from it.
630 MaybeDeadStores[StackSlot] = &MI;
631
Chris Lattnercd816392006-02-02 23:29:36 +0000632 // If the stack slot value was previously available in some other
633 // register, change it now. Otherwise, make the register available,
634 // in PhysReg.
Chris Lattner593c9582006-02-03 23:28:46 +0000635 Spills.addAvailable(StackSlot, SrcReg, false /*don't clobber*/);
Chris Lattnercd816392006-02-02 23:29:36 +0000636 }
637 }
Chris Lattner7fb64342004-10-01 19:04:51 +0000638 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000639 }
640
Chris Lattner7fb64342004-10-01 19:04:51 +0000641 // Process all of the spilled defs.
642 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
643 MachineOperand &MO = MI.getOperand(i);
644 if (MO.isRegister() && MO.getReg() && MO.isDef()) {
645 unsigned VirtReg = MO.getReg();
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000646
Chris Lattner7fb64342004-10-01 19:04:51 +0000647 if (!MRegisterInfo::isVirtualRegister(VirtReg)) {
648 // Check to see if this is a def-and-use vreg operand that we do need
649 // to insert a store for.
650 bool OpTakenCareOf = false;
651 if (MO.isUse() && !DefAndUseVReg.empty()) {
652 for (unsigned dau = 0, e = DefAndUseVReg.size(); dau != e; ++dau)
653 if (DefAndUseVReg[dau].first == i) {
654 VirtReg = DefAndUseVReg[dau].second;
655 OpTakenCareOf = true;
656 break;
657 }
658 }
Misha Brukmanedf128a2005-04-21 22:36:52 +0000659
Chris Lattner7fb64342004-10-01 19:04:51 +0000660 if (!OpTakenCareOf) {
Chris Lattner109afed2006-02-03 03:16:14 +0000661 // Check to see if this is a noop copy. If so, eliminate the
662 // instruction before considering the dest reg to be changed.
663 unsigned Src, Dst;
664 if (TII->isMoveInstr(MI, Src, Dst) && Src == Dst) {
665 ++NumDCE;
666 DEBUG(std::cerr << "Removing now-noop copy: " << MI);
667 MBB.erase(&MI);
668 goto ProcessNextInst;
669 }
Chris Lattner66cf80f2006-02-03 23:13:58 +0000670 Spills.ClobberPhysReg(VirtReg);
Chris Lattner84e752a2006-02-03 03:06:49 +0000671 continue;
Chris Lattner7fb64342004-10-01 19:04:51 +0000672 }
Misha Brukmanedf128a2005-04-21 22:36:52 +0000673 }
Chris Lattner7fb64342004-10-01 19:04:51 +0000674
Chris Lattner84e752a2006-02-03 03:06:49 +0000675 // The only vregs left are stack slot definitions.
676 int StackSlot = VRM.getStackSlot(VirtReg);
677 const TargetRegisterClass *RC =
678 MBB.getParent()->getSSARegMap()->getRegClass(VirtReg);
679 unsigned PhysReg;
Chris Lattner7fb64342004-10-01 19:04:51 +0000680
Chris Lattner84e752a2006-02-03 03:06:49 +0000681 // If this is a def&use operand, and we used a different physreg for
682 // it than the one assigned, make sure to execute the store from the
683 // correct physical register.
684 if (MO.getReg() == VirtReg)
685 PhysReg = VRM.getPhys(VirtReg);
686 else
687 PhysReg = MO.getReg();
Chris Lattner7fb64342004-10-01 19:04:51 +0000688
Chris Lattner84e752a2006-02-03 03:06:49 +0000689 PhysRegsUsed[PhysReg] = true;
690 MRI->storeRegToStackSlot(MBB, next(MII), PhysReg, StackSlot, RC);
691 DEBUG(std::cerr << "Store:\t" << *next(MII));
692 MI.SetMachineOperandReg(i, PhysReg);
Chris Lattner7fb64342004-10-01 19:04:51 +0000693
Chris Lattner109afed2006-02-03 03:16:14 +0000694 // Check to see if this is a noop copy. If so, eliminate the
695 // instruction before considering the dest reg to be changed.
696 {
697 unsigned Src, Dst;
698 if (TII->isMoveInstr(MI, Src, Dst) && Src == Dst) {
699 ++NumDCE;
700 DEBUG(std::cerr << "Removing now-noop copy: " << MI);
701 MBB.erase(&MI);
702 goto ProcessNextInst;
703 }
704 }
705
Chris Lattner84e752a2006-02-03 03:06:49 +0000706 // If there is a dead store to this stack slot, nuke it now.
707 MachineInstr *&LastStore = MaybeDeadStores[StackSlot];
708 if (LastStore) {
709 DEBUG(std::cerr << " Killed store:\t" << *LastStore);
710 ++NumDSE;
711 MBB.erase(LastStore);
Chris Lattner7fb64342004-10-01 19:04:51 +0000712 }
Chris Lattner84e752a2006-02-03 03:06:49 +0000713 LastStore = next(MII);
714
715 // If the stack slot value was previously available in some other
716 // register, change it now. Otherwise, make the register available,
717 // in PhysReg.
Chris Lattner66cf80f2006-02-03 23:13:58 +0000718 Spills.ModifyStackSlot(StackSlot);
719 Spills.ClobberPhysReg(PhysReg);
Chris Lattner66cf80f2006-02-03 23:13:58 +0000720 Spills.addAvailable(StackSlot, PhysReg);
Chris Lattner84e752a2006-02-03 03:06:49 +0000721 ++NumStores;
Chris Lattner7fb64342004-10-01 19:04:51 +0000722 }
723 }
Chris Lattnercea86882005-09-19 06:56:21 +0000724 ProcessNextInst:
Chris Lattner7fb64342004-10-01 19:04:51 +0000725 MII = NextMII;
726 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000727}
728
729
Chris Lattner7fb64342004-10-01 19:04:51 +0000730
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000731llvm::Spiller* llvm::createSpiller() {
732 switch (SpillerOpt) {
733 default: assert(0 && "Unreachable!");
734 case local:
735 return new LocalSpiller();
736 case simple:
737 return new SimpleSpiller();
738 }
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +0000739}