blob: cadfc0b71a7c8255eb9d5e28d817d949394b494b [file] [log] [blame]
Rafael Espindola7bc59bc2006-05-14 22:18:28 +00001//===- ARMInstrInfo.cpp - ARM Instruction Information -----------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
Rafael Espindola7bc59bc2006-05-14 22:18:28 +00006// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the ARM implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#include "ARMInstrInfo.h"
15#include "ARM.h"
Evan Chenga8e29892007-01-19 07:51:42 +000016#include "ARMAddressingModes.h"
Rafael Espindola7bc59bc2006-05-14 22:18:28 +000017#include "ARMGenInstrInfo.inc"
Evan Chenga8e29892007-01-19 07:51:42 +000018#include "ARMMachineFunctionInfo.h"
Owen Anderson718cb662007-09-07 04:06:50 +000019#include "llvm/ADT/STLExtras.h"
Evan Chenga8e29892007-01-19 07:51:42 +000020#include "llvm/CodeGen/LiveVariables.h"
Owen Andersond94b6a12008-01-04 23:57:37 +000021#include "llvm/CodeGen/MachineFrameInfo.h"
Evan Cheng29836c32007-01-29 23:45:17 +000022#include "llvm/CodeGen/MachineInstrBuilder.h"
23#include "llvm/CodeGen/MachineJumpTableInfo.h"
24#include "llvm/Target/TargetAsmInfo.h"
Evan Chenga8e29892007-01-19 07:51:42 +000025#include "llvm/Support/CommandLine.h"
Rafael Espindola7bc59bc2006-05-14 22:18:28 +000026using namespace llvm;
27
Anton Korobeynikovd49ea772009-06-26 21:28:53 +000028ARMInstrInfo::ARMInstrInfo(const ARMSubtarget &STI)
Chris Lattnerd90183d2009-08-02 05:20:37 +000029 : RI(*this, STI), Subtarget(STI) {
Anton Korobeynikovd49ea772009-06-26 21:28:53 +000030}
Rafael Espindola46adf812006-08-08 20:35:03 +000031
Chris Lattnerd90183d2009-08-02 05:20:37 +000032unsigned ARMInstrInfo::getUnindexedOpcode(unsigned Opc) const {
Evan Chenga8e29892007-01-19 07:51:42 +000033 switch (Opc) {
34 default: break;
35 case ARM::LDR_PRE:
36 case ARM::LDR_POST:
37 return ARM::LDR;
38 case ARM::LDRH_PRE:
39 case ARM::LDRH_POST:
40 return ARM::LDRH;
41 case ARM::LDRB_PRE:
42 case ARM::LDRB_POST:
43 return ARM::LDRB;
44 case ARM::LDRSH_PRE:
45 case ARM::LDRSH_POST:
46 return ARM::LDRSH;
47 case ARM::LDRSB_PRE:
48 case ARM::LDRSB_POST:
49 return ARM::LDRSB;
50 case ARM::STR_PRE:
51 case ARM::STR_POST:
52 return ARM::STR;
53 case ARM::STRH_PRE:
54 case ARM::STRH_POST:
55 return ARM::STRH;
56 case ARM::STRB_PRE:
57 case ARM::STRB_POST:
58 return ARM::STRB;
59 }
David Goodwin334c2642009-07-08 16:09:28 +000060
Evan Chenga8e29892007-01-19 07:51:42 +000061 return 0;
62}
63
Chris Lattnerd90183d2009-08-02 05:20:37 +000064bool ARMInstrInfo::BlockHasNoFallThrough(const MachineBasicBlock &MBB) const {
Evan Chenga8e29892007-01-19 07:51:42 +000065 if (MBB.empty()) return false;
Anton Korobeynikovd49ea772009-06-26 21:28:53 +000066
Evan Chenga8e29892007-01-19 07:51:42 +000067 switch (MBB.back().getOpcode()) {
Evan Cheng5a18ebc2007-05-21 18:56:31 +000068 case ARM::BX_RET: // Return.
69 case ARM::LDM_RET:
Evan Chenga8e29892007-01-19 07:51:42 +000070 case ARM::B:
Evan Chenga8e29892007-01-19 07:51:42 +000071 case ARM::BR_JTr: // Jumptable branch.
72 case ARM::BR_JTm: // Jumptable branch through mem.
73 case ARM::BR_JTadd: // Jumptable branch add to pc.
74 return true;
Evan Cheng69d55562007-05-23 07:22:05 +000075 default:
Evan Cheng29836c32007-01-29 23:45:17 +000076 break;
Evan Chenge5ad88e2008-12-10 21:54:21 +000077 }
David Goodwinb50ea5c2009-07-02 22:18:33 +000078
79 return false;
80}
David Goodwin334c2642009-07-08 16:09:28 +000081
82void ARMInstrInfo::
83reMaterialize(MachineBasicBlock &MBB,
84 MachineBasicBlock::iterator I,
Evan Cheng37844532009-07-16 09:20:10 +000085 unsigned DestReg, unsigned SubIdx,
David Goodwin334c2642009-07-08 16:09:28 +000086 const MachineInstr *Orig) const {
87 DebugLoc dl = Orig->getDebugLoc();
88 if (Orig->getOpcode() == ARM::MOVi2pieces) {
David Goodwin77521f52009-07-08 20:28:28 +000089 RI.emitLoadConstPool(MBB, I, dl,
Evan Cheng37844532009-07-16 09:20:10 +000090 DestReg, SubIdx,
David Goodwin334c2642009-07-08 16:09:28 +000091 Orig->getOperand(1).getImm(),
92 (ARMCC::CondCodes)Orig->getOperand(2).getImm(),
93 Orig->getOperand(3).getReg());
94 return;
95 }
96
97 MachineInstr *MI = MBB.getParent()->CloneMachineInstr(Orig);
98 MI->getOperand(0).setReg(DestReg);
99 MBB.insert(I, MI);
100}
Chris Lattnerd90183d2009-08-02 05:20:37 +0000101
102/// Count the number of comma-separated arguments.
103/// Do not try to detect errors.
104static unsigned countArguments(const char* p,
105 const TargetAsmInfo &TAI) {
106 unsigned count = 0;
107 while (*p && isspace(*p) && *p != '\n')
108 p++;
109 count++;
110 while (*p && *p!='\n' &&
111 strncmp(p, TAI.getCommentString(),
112 strlen(TAI.getCommentString())) != 0) {
113 if (*p==',')
114 count++;
115 p++;
116 }
117 return count;
118}
119
120/// Count the length of a string enclosed in quote characters.
121/// Do not try to detect errors.
122static unsigned countString(const char *p) {
123 unsigned count = 0;
124 while (*p && isspace(*p) && *p!='\n')
125 p++;
126 if (!*p || *p != '\"')
127 return count;
128 while (*++p && *p != '\"')
129 count++;
130 return count;
131}
132
133/// ARM-specific version of TargetAsmInfo::getInlineAsmLength.
134unsigned ARMInstrInfo::getInlineAsmLength(const char *s,
135 const TargetAsmInfo &TAI) const {
136 // Make a lowercase-folded version of s for counting purposes.
137 char *q, *s_copy = (char *)malloc(strlen(s) + 1);
138 strcpy(s_copy, s);
139 for (q=s_copy; *q; q++)
140 *q = tolower(*q);
141 const char *Str = s_copy;
142
143 // Count the number of bytes in the asm.
144 bool atInsnStart = true;
145 bool inTextSection = true;
146 unsigned Length = 0;
147 for (; *Str; ++Str) {
148 if (atInsnStart) {
149 // Skip whitespace
150 while (*Str && isspace(*Str) && *Str != '\n')
151 Str++;
152 // Skip label
153 for (const char* p = Str; *p && !isspace(*p); p++)
154 if (*p == ':') {
155 Str = p+1;
156 while (*Str && isspace(*Str) && *Str != '\n')
157 Str++;
158 break;
159 }
160
161 if (*Str == 0) break;
162
163 // Ignore everything from comment char(s) to EOL
164 if (strncmp(Str, TAI.getCommentString(),
165 strlen(TAI.getCommentString())) == 0)
166 atInsnStart = false;
167 // FIXME do something like the following for non-Darwin
168 else if (*Str == '.' && Subtarget.isTargetDarwin()) {
169 // Directive.
170 atInsnStart = false;
171
172 // Some change the section, but don't generate code.
173 if (strncmp(Str, ".literal4", strlen(".literal4"))==0 ||
174 strncmp(Str, ".literal8", strlen(".literal8"))==0 ||
175 strncmp(Str, ".const", strlen(".const"))==0 ||
176 strncmp(Str, ".constructor", strlen(".constructor"))==0 ||
177 strncmp(Str, ".cstring", strlen(".cstring"))==0 ||
178 strncmp(Str, ".data", strlen(".data"))==0 ||
179 strncmp(Str, ".destructor", strlen(".destructor"))==0 ||
180 strncmp(Str, ".fvmlib_init0", strlen(".fvmlib_init0"))==0 ||
181 strncmp(Str, ".fvmlib_init1", strlen(".fvmlib_init1"))==0 ||
182 strncmp(Str, ".mod_init_func", strlen(".mod_init_func"))==0 ||
183 strncmp(Str, ".mod_term_func", strlen(".mod_term_func"))==0 ||
184 strncmp(Str, ".picsymbol_stub", strlen(".picsymbol_stub"))==0 ||
185 strncmp(Str, ".symbol_stub", strlen(".symbol_stub"))==0 ||
186 strncmp(Str, ".static_data", strlen(".static_data"))==0 ||
187 strncmp(Str, ".section", strlen(".section"))==0 ||
188 strncmp(Str, ".lazy_symbol_pointer", strlen(".lazy_symbol_pointer"))==0 ||
189 strncmp(Str, ".non_lazy_symbol_pointer", strlen(".non_lazy_symbol_pointer"))==0 ||
190 strncmp(Str, ".dyld", strlen(".dyld"))==0 ||
191 strncmp(Str, ".const_data", strlen(".const_data"))==0 ||
192 strncmp(Str, ".objc", strlen(".objc"))==0 || //// many directives
193 strncmp(Str, ".static_const", strlen(".static_const"))==0)
194 inTextSection=false;
195 else if (strncmp(Str, ".text", strlen(".text"))==0)
196 inTextSection = true;
197 // Some can't really be handled without implementing significant pieces
198 // of an assembler. Others require dynamic adjustment of block sizes in
199 // AdjustBBOffsetsAfter; it's a big compile-time speed hit to check every
200 // instruction in there, and none of these are currently used in the kernel.
201 else if (strncmp(Str, ".macro", strlen(".macro"))==0 ||
202 strncmp(Str, ".if", strlen(".if"))==0 ||
203 strncmp(Str, ".align", strlen(".align"))==0 ||
204 strncmp(Str, ".fill", strlen(".fill"))==0 ||
205 strncmp(Str, ".space", strlen(".space"))==0 ||
206 strncmp(Str, ".zerofill", strlen(".zerofill"))==0 ||
207 strncmp(Str, ".p2align", strlen(".p2align"))==0 ||
208 strncmp(Str, ".p2alignw", strlen(".p2alignw"))==0 ||
209 strncmp(Str, ".p2alignl", strlen(".p2alignl"))==0 ||
210 strncmp(Str, ".align32", strlen(".p2align32"))==0 ||
211 strncmp(Str, ".include", strlen(".include"))==0)
212 cerr << "Directive " << Str << " in asm may lead to invalid offsets for" <<
213 " constant pools (the assembler will tell you if this happens).\n";
214 // Some generate code, but this is only interesting in the text section.
215 else if (inTextSection) {
216 if (strncmp(Str, ".long", strlen(".long"))==0)
217 Length += 4*countArguments(Str+strlen(".long"), TAI);
218 else if (strncmp(Str, ".short", strlen(".short"))==0)
219 Length += 2*countArguments(Str+strlen(".short"), TAI);
220 else if (strncmp(Str, ".byte", strlen(".byte"))==0)
221 Length += 1*countArguments(Str+strlen(".byte"), TAI);
222 else if (strncmp(Str, ".single", strlen(".single"))==0)
223 Length += 4*countArguments(Str+strlen(".single"), TAI);
224 else if (strncmp(Str, ".double", strlen(".double"))==0)
225 Length += 8*countArguments(Str+strlen(".double"), TAI);
226 else if (strncmp(Str, ".quad", strlen(".quad"))==0)
227 Length += 16*countArguments(Str+strlen(".quad"), TAI);
228 else if (strncmp(Str, ".ascii", strlen(".ascii"))==0)
229 Length += countString(Str+strlen(".ascii"));
230 else if (strncmp(Str, ".asciz", strlen(".asciz"))==0)
231 Length += countString(Str+strlen(".asciz"))+1;
232 }
233 } else if (inTextSection) {
234 // An instruction
235 atInsnStart = false;
236 if (Subtarget.isThumb()) { // FIXME thumb2
237 // BL and BLX <non-reg> are 4 bytes, all others 2.
238 if (strncmp(Str, "blx", strlen("blx"))==0) {
239 const char* p = Str+3;
240 while (*p && isspace(*p))
241 p++;
242 if (*p == 'r' || *p=='R')
243 Length += 2; // BLX reg
244 else
245 Length += 4; // BLX non-reg
246 } else if (strncmp(Str, "bl", strlen("bl"))==0)
247 Length += 4; // BL
248 else
249 Length += 2; // Thumb anything else
250 }
251 else
252 Length += 4; // ARM
253 }
254 }
255 if (*Str == '\n' || *Str == TAI.getSeparatorChar())
256 atInsnStart = true;
257 }
258 free(s_copy);
259 return Length;
260}
261