blob: 056a0e65bad3a8c2ef4c0d7507dbd2bb8aeaeb37 [file] [log] [blame]
Tony Lindgren1dbae812005-11-10 14:26:51 +00001/*
2 * linux/arch/arm/mach-omap2/io.c
3 *
4 * OMAP2 I/O mapping code
5 *
6 * Copyright (C) 2005 Nokia Corporation
Santosh Shilimkar44169072009-05-28 14:16:04 -07007 * Copyright (C) 2007-2009 Texas Instruments
Tony Lindgren646e3ed2008-10-06 15:49:36 +03008 *
9 * Author:
10 * Juha Yrjola <juha.yrjola@nokia.com>
11 * Syed Khasim <x0khasim@ti.com>
Tony Lindgren1dbae812005-11-10 14:26:51 +000012 *
Santosh Shilimkar44169072009-05-28 14:16:04 -070013 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
14 *
Tony Lindgren1dbae812005-11-10 14:26:51 +000015 * This program is free software; you can redistribute it and/or modify
16 * it under the terms of the GNU General Public License version 2 as
17 * published by the Free Software Foundation.
18 */
Tony Lindgren1dbae812005-11-10 14:26:51 +000019#include <linux/module.h>
20#include <linux/kernel.h>
21#include <linux/init.h>
Russell Kingfced80c2008-09-06 12:10:45 +010022#include <linux/io.h>
Paul Walmsley2f135ea2009-06-19 19:08:25 -060023#include <linux/clk.h>
Tony Lindgren1dbae812005-11-10 14:26:51 +000024
Tony Lindgren120db2c2006-04-02 17:46:27 +010025#include <asm/tlb.h>
Tony Lindgren120db2c2006-04-02 17:46:27 +010026#include <asm/mach/map.h>
27
Tony Lindgren45c3eb72012-11-30 08:41:50 -080028#include <linux/omap-dma.h>
Tony Lindgren646e3ed2008-10-06 15:49:36 +030029
Tony Lindgrendc843282012-10-03 11:23:43 -070030#include "omap_hwmod.h"
Tony Lindgrendbc04162012-08-31 10:59:07 -070031#include "soc.h"
Tony Lindgrenee0839c2012-02-24 10:34:35 -080032#include "iomap.h"
33#include "voltage.h"
34#include "powerdomain.h"
35#include "clockdomain.h"
36#include "common.h"
Vaibhav Hiremathe30384a2012-05-29 15:26:41 +053037#include "clock.h"
Paul Walmsleye80a9722010-01-26 20:13:12 -070038#include "clock2xxx.h"
Paul Walmsley657ebfa2010-02-22 22:09:20 -070039#include "clock3xxx.h"
Paul Walmsleye80a9722010-01-26 20:13:12 -070040#include "clock44xx.h"
Tony Lindgren1d5aef42012-10-03 16:36:40 -070041#include "omap-pm.h"
Paul Walmsley3e6ece12012-10-17 00:46:45 +000042#include "sdrc.h"
Paul Walmsleyb6a42262012-10-29 20:50:21 -060043#include "control.h"
Tony Lindgren3d82cbb2012-10-15 12:50:46 -070044#include "serial.h"
Tony Lindgrenbf027ca2012-10-29 13:54:06 -070045#include "sram.h"
Paul Walmsleyc4ceedc2012-10-29 20:56:29 -060046#include "cm2xxx.h"
47#include "cm3xxx.h"
Tero Kristo7632a022014-10-27 08:39:23 -070048#include "cm33xx.h"
Tero Kristoab6c9bb2014-10-27 08:39:25 -070049#include "cm44xx.h"
Paul Walmsleyd9a16f92012-10-29 20:57:39 -060050#include "prm.h"
51#include "cm.h"
52#include "prcm_mpu44xx.h"
53#include "prminst44xx.h"
Paul Walmsley63a293e2012-11-21 16:15:16 -070054#include "prm2xxx.h"
55#include "prm3xxx.h"
Tero Kristod9bbe842014-10-27 08:39:24 -070056#include "prm33xx.h"
Paul Walmsley63a293e2012-11-21 16:15:16 -070057#include "prm44xx.h"
Tero Kristo69a1e7a2014-02-24 18:51:05 +020058#include "opp2xxx.h"
Tony Lindgren1dbae812005-11-10 14:26:51 +000059
Tony Lindgren1dbae812005-11-10 14:26:51 +000060/*
Tero Kristocfa96672013-10-22 11:53:02 +030061 * omap_clk_soc_init: points to a function that does the SoC-specific
Rajendra Nayakff931c82013-03-21 16:34:52 +053062 * clock initializations
63 */
Tero Kristocfa96672013-10-22 11:53:02 +030064static int (*omap_clk_soc_init)(void);
Rajendra Nayakff931c82013-03-21 16:34:52 +053065
66/*
Tony Lindgren1dbae812005-11-10 14:26:51 +000067 * The machine specific code may provide the extra mapping besides the
68 * default mapping provided here.
69 */
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030070
Tony Lindgrene48f8142012-03-06 11:49:22 -080071#if defined(CONFIG_SOC_OMAP2420) || defined(CONFIG_SOC_OMAP2430)
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030072static struct map_desc omap24xx_io_desc[] __initdata = {
Tony Lindgren1dbae812005-11-10 14:26:51 +000073 {
74 .virtual = L3_24XX_VIRT,
75 .pfn = __phys_to_pfn(L3_24XX_PHYS),
76 .length = L3_24XX_SIZE,
77 .type = MT_DEVICE
78 },
Kyungmin Park09f21ed2008-02-20 15:30:06 -080079 {
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030080 .virtual = L4_24XX_VIRT,
81 .pfn = __phys_to_pfn(L4_24XX_PHYS),
82 .length = L4_24XX_SIZE,
Syed Mohammed Khasim72d0f1c2006-12-06 17:14:05 -080083 .type = MT_DEVICE
84 },
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030085};
86
Tony Lindgren59b479e2011-01-27 16:39:40 -080087#ifdef CONFIG_SOC_OMAP2420
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030088static struct map_desc omap242x_io_desc[] __initdata = {
Tony Lindgren1dbae812005-11-10 14:26:51 +000089 {
Paul Walmsley7adb9982010-01-08 15:23:05 -070090 .virtual = DSP_MEM_2420_VIRT,
91 .pfn = __phys_to_pfn(DSP_MEM_2420_PHYS),
92 .length = DSP_MEM_2420_SIZE,
Tony Lindgrenc40fae952006-12-07 13:58:10 -080093 .type = MT_DEVICE
94 },
95 {
Paul Walmsley7adb9982010-01-08 15:23:05 -070096 .virtual = DSP_IPI_2420_VIRT,
97 .pfn = __phys_to_pfn(DSP_IPI_2420_PHYS),
98 .length = DSP_IPI_2420_SIZE,
Tony Lindgrenc40fae952006-12-07 13:58:10 -080099 .type = MT_DEVICE
100 },
101 {
Paul Walmsley7adb9982010-01-08 15:23:05 -0700102 .virtual = DSP_MMU_2420_VIRT,
103 .pfn = __phys_to_pfn(DSP_MMU_2420_PHYS),
104 .length = DSP_MMU_2420_SIZE,
Tony Lindgren1dbae812005-11-10 14:26:51 +0000105 .type = MT_DEVICE
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300106 },
Tony Lindgren1dbae812005-11-10 14:26:51 +0000107};
108
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300109#endif
110
Tony Lindgren59b479e2011-01-27 16:39:40 -0800111#ifdef CONFIG_SOC_OMAP2430
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300112static struct map_desc omap243x_io_desc[] __initdata = {
113 {
114 .virtual = L4_WK_243X_VIRT,
115 .pfn = __phys_to_pfn(L4_WK_243X_PHYS),
116 .length = L4_WK_243X_SIZE,
117 .type = MT_DEVICE
118 },
119 {
120 .virtual = OMAP243X_GPMC_VIRT,
121 .pfn = __phys_to_pfn(OMAP243X_GPMC_PHYS),
122 .length = OMAP243X_GPMC_SIZE,
123 .type = MT_DEVICE
124 },
125 {
126 .virtual = OMAP243X_SDRC_VIRT,
127 .pfn = __phys_to_pfn(OMAP243X_SDRC_PHYS),
128 .length = OMAP243X_SDRC_SIZE,
129 .type = MT_DEVICE
130 },
131 {
132 .virtual = OMAP243X_SMS_VIRT,
133 .pfn = __phys_to_pfn(OMAP243X_SMS_PHYS),
134 .length = OMAP243X_SMS_SIZE,
135 .type = MT_DEVICE
136 },
137};
138#endif
139#endif
140
Tony Lindgrena8eb7ca2010-02-12 12:26:48 -0800141#ifdef CONFIG_ARCH_OMAP3
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300142static struct map_desc omap34xx_io_desc[] __initdata = {
143 {
144 .virtual = L3_34XX_VIRT,
145 .pfn = __phys_to_pfn(L3_34XX_PHYS),
146 .length = L3_34XX_SIZE,
147 .type = MT_DEVICE
148 },
149 {
150 .virtual = L4_34XX_VIRT,
151 .pfn = __phys_to_pfn(L4_34XX_PHYS),
152 .length = L4_34XX_SIZE,
153 .type = MT_DEVICE
154 },
155 {
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300156 .virtual = OMAP34XX_GPMC_VIRT,
157 .pfn = __phys_to_pfn(OMAP34XX_GPMC_PHYS),
158 .length = OMAP34XX_GPMC_SIZE,
159 .type = MT_DEVICE
160 },
161 {
162 .virtual = OMAP343X_SMS_VIRT,
163 .pfn = __phys_to_pfn(OMAP343X_SMS_PHYS),
164 .length = OMAP343X_SMS_SIZE,
165 .type = MT_DEVICE
166 },
167 {
168 .virtual = OMAP343X_SDRC_VIRT,
169 .pfn = __phys_to_pfn(OMAP343X_SDRC_PHYS),
170 .length = OMAP343X_SDRC_SIZE,
171 .type = MT_DEVICE
172 },
173 {
174 .virtual = L4_PER_34XX_VIRT,
175 .pfn = __phys_to_pfn(L4_PER_34XX_PHYS),
176 .length = L4_PER_34XX_SIZE,
177 .type = MT_DEVICE
178 },
179 {
180 .virtual = L4_EMU_34XX_VIRT,
181 .pfn = __phys_to_pfn(L4_EMU_34XX_PHYS),
182 .length = L4_EMU_34XX_SIZE,
183 .type = MT_DEVICE
184 },
185};
186#endif
Hemant Pedanekar01001712011-02-16 08:31:39 -0800187
Kevin Hilman33959552012-05-10 11:10:07 -0700188#ifdef CONFIG_SOC_TI81XX
Hemant Pedanekara9203602011-12-13 10:46:44 -0800189static struct map_desc omapti81xx_io_desc[] __initdata = {
Hemant Pedanekar01001712011-02-16 08:31:39 -0800190 {
191 .virtual = L4_34XX_VIRT,
192 .pfn = __phys_to_pfn(L4_34XX_PHYS),
193 .length = L4_34XX_SIZE,
194 .type = MT_DEVICE
Afzal Mohammed1e6cb142011-12-13 10:46:43 -0800195 }
196};
197#endif
198
Afzal Mohammedaddb1542013-05-27 20:06:13 +0530199#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
Afzal Mohammed1e6cb142011-12-13 10:46:43 -0800200static struct map_desc omapam33xx_io_desc[] __initdata = {
Hemant Pedanekar01001712011-02-16 08:31:39 -0800201 {
202 .virtual = L4_34XX_VIRT,
203 .pfn = __phys_to_pfn(L4_34XX_PHYS),
204 .length = L4_34XX_SIZE,
205 .type = MT_DEVICE
206 },
Afzal Mohammed1e6cb142011-12-13 10:46:43 -0800207 {
208 .virtual = L4_WK_AM33XX_VIRT,
209 .pfn = __phys_to_pfn(L4_WK_AM33XX_PHYS),
210 .length = L4_WK_AM33XX_SIZE,
211 .type = MT_DEVICE
212 }
Hemant Pedanekar01001712011-02-16 08:31:39 -0800213};
214#endif
215
Santosh Shilimkar44169072009-05-28 14:16:04 -0700216#ifdef CONFIG_ARCH_OMAP4
217static struct map_desc omap44xx_io_desc[] __initdata = {
218 {
219 .virtual = L3_44XX_VIRT,
220 .pfn = __phys_to_pfn(L3_44XX_PHYS),
221 .length = L3_44XX_SIZE,
222 .type = MT_DEVICE,
223 },
224 {
225 .virtual = L4_44XX_VIRT,
226 .pfn = __phys_to_pfn(L4_44XX_PHYS),
227 .length = L4_44XX_SIZE,
228 .type = MT_DEVICE,
229 },
230 {
Santosh Shilimkar44169072009-05-28 14:16:04 -0700231 .virtual = L4_PER_44XX_VIRT,
232 .pfn = __phys_to_pfn(L4_PER_44XX_PHYS),
233 .length = L4_PER_44XX_SIZE,
234 .type = MT_DEVICE,
235 },
Santosh Shilimkar44169072009-05-28 14:16:04 -0700236};
237#endif
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300238
R Sricharana3a93842013-07-03 11:52:04 +0530239#if defined(CONFIG_SOC_OMAP5) || defined(CONFIG_SOC_DRA7XX)
R Sricharan05e152c2012-06-05 16:21:32 +0530240static struct map_desc omap54xx_io_desc[] __initdata = {
241 {
242 .virtual = L3_54XX_VIRT,
243 .pfn = __phys_to_pfn(L3_54XX_PHYS),
244 .length = L3_54XX_SIZE,
245 .type = MT_DEVICE,
246 },
247 {
248 .virtual = L4_54XX_VIRT,
249 .pfn = __phys_to_pfn(L4_54XX_PHYS),
250 .length = L4_54XX_SIZE,
251 .type = MT_DEVICE,
252 },
253 {
254 .virtual = L4_WK_54XX_VIRT,
255 .pfn = __phys_to_pfn(L4_WK_54XX_PHYS),
256 .length = L4_WK_54XX_SIZE,
257 .type = MT_DEVICE,
258 },
259 {
260 .virtual = L4_PER_54XX_VIRT,
261 .pfn = __phys_to_pfn(L4_PER_54XX_PHYS),
262 .length = L4_PER_54XX_SIZE,
263 .type = MT_DEVICE,
264 },
265};
266#endif
267
Tony Lindgren59b479e2011-01-27 16:39:40 -0800268#ifdef CONFIG_SOC_OMAP2420
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600269void __init omap242x_map_io(void)
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800270{
271 iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
272 iotable_init(omap242x_io_desc, ARRAY_SIZE(omap242x_io_desc));
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800273}
274#endif
275
Tony Lindgren59b479e2011-01-27 16:39:40 -0800276#ifdef CONFIG_SOC_OMAP2430
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600277void __init omap243x_map_io(void)
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800278{
279 iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
280 iotable_init(omap243x_io_desc, ARRAY_SIZE(omap243x_io_desc));
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800281}
282#endif
283
Tony Lindgrena8eb7ca2010-02-12 12:26:48 -0800284#ifdef CONFIG_ARCH_OMAP3
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600285void __init omap3_map_io(void)
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800286{
287 iotable_init(omap34xx_io_desc, ARRAY_SIZE(omap34xx_io_desc));
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800288}
289#endif
290
Kevin Hilman33959552012-05-10 11:10:07 -0700291#ifdef CONFIG_SOC_TI81XX
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600292void __init ti81xx_map_io(void)
Hemant Pedanekar01001712011-02-16 08:31:39 -0800293{
Hemant Pedanekara9203602011-12-13 10:46:44 -0800294 iotable_init(omapti81xx_io_desc, ARRAY_SIZE(omapti81xx_io_desc));
Hemant Pedanekar01001712011-02-16 08:31:39 -0800295}
296#endif
297
Afzal Mohammedaddb1542013-05-27 20:06:13 +0530298#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600299void __init am33xx_map_io(void)
Afzal Mohammed1e6cb142011-12-13 10:46:43 -0800300{
301 iotable_init(omapam33xx_io_desc, ARRAY_SIZE(omapam33xx_io_desc));
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800302}
303#endif
304
305#ifdef CONFIG_ARCH_OMAP4
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600306void __init omap4_map_io(void)
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800307{
308 iotable_init(omap44xx_io_desc, ARRAY_SIZE(omap44xx_io_desc));
Tony Lindgren6fbd55d2010-02-12 12:26:47 -0800309}
310#endif
311
R Sricharana3a93842013-07-03 11:52:04 +0530312#if defined(CONFIG_SOC_OMAP5) || defined(CONFIG_SOC_DRA7XX)
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600313void __init omap5_map_io(void)
R Sricharan05e152c2012-06-05 16:21:32 +0530314{
315 iotable_init(omap54xx_io_desc, ARRAY_SIZE(omap54xx_io_desc));
316}
317#endif
Paul Walmsley2f135ea2009-06-19 19:08:25 -0600318/*
319 * omap2_init_reprogram_sdrc - reprogram SDRC timing parameters
320 *
321 * Sets the CORE DPLL3 M2 divider to the same value that it's at
322 * currently. This has the effect of setting the SDRC SDRAM AC timing
323 * registers to the values currently defined by the kernel. Currently
324 * only defined for OMAP3; will return 0 if called on OMAP2. Returns
325 * -EINVAL if the dpll3_m2_ck cannot be found, 0 if called on OMAP2,
326 * or passes along the return value of clk_set_rate().
327 */
328static int __init _omap2_init_reprogram_sdrc(void)
329{
330 struct clk *dpll3_m2_ck;
331 int v = -EINVAL;
332 long rate;
333
334 if (!cpu_is_omap34xx())
335 return 0;
336
337 dpll3_m2_ck = clk_get(NULL, "dpll3_m2_ck");
Aaro Koskinene281f7e2010-11-30 14:17:58 +0000338 if (IS_ERR(dpll3_m2_ck))
Paul Walmsley2f135ea2009-06-19 19:08:25 -0600339 return -EINVAL;
340
341 rate = clk_get_rate(dpll3_m2_ck);
342 pr_info("Reprogramming SDRC clock to %ld Hz\n", rate);
343 v = clk_set_rate(dpll3_m2_ck, rate);
344 if (v)
345 pr_err("dpll3_m2_clk rate change failed: %d\n", v);
346
347 clk_put(dpll3_m2_ck);
348
349 return v;
350}
351
Paul Walmsley2092e5c2010-12-14 12:42:35 -0700352static int _set_hwmod_postsetup_state(struct omap_hwmod *oh, void *data)
353{
354 return omap_hwmod_set_postsetup_state(oh, *(u8 *)data);
355}
356
Tony Lindgren7b250af2011-10-04 18:26:28 -0700357static void __init omap_hwmod_init_postsetup(void)
Tony Lindgren120db2c2006-04-02 17:46:27 +0100358{
Paul Walmsley2092e5c2010-12-14 12:42:35 -0700359 u8 postsetup_state;
360
Paul Walmsley2092e5c2010-12-14 12:42:35 -0700361 /* Set the default postsetup state for all hwmods */
Rafael J. Wysockibf7c5442014-12-13 00:42:49 +0100362#ifdef CONFIG_PM
Paul Walmsley2092e5c2010-12-14 12:42:35 -0700363 postsetup_state = _HWMOD_STATE_IDLE;
364#else
365 postsetup_state = _HWMOD_STATE_ENABLED;
366#endif
367 omap_hwmod_for_each(_set_hwmod_postsetup_state, &postsetup_state);
Benoit Cousson55d2cb02010-05-12 17:54:36 +0200368
Kevin Hilman53da4ce2010-12-09 09:13:48 -0600369 omap_pm_if_early_init();
Paul Walmsley48057342010-12-21 15:25:10 -0700370}
371
Arnd Bergmann069d0a72013-07-05 16:20:17 +0200372static void __init __maybe_unused omap_common_late_init(void)
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200373{
374 omap_mux_late_init();
375 omap2_common_pm_late_init();
Ruslan Bilovol6770b212013-02-14 13:55:24 +0200376 omap_soc_device_init();
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200377}
378
Paul Walmsley16110792012-01-25 12:57:46 -0700379#ifdef CONFIG_SOC_OMAP2420
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700380void __init omap2420_init_early(void)
381{
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600382 omap2_set_globals_tap(OMAP242X_CLASS, OMAP2_L4_IO_ADDRESS(0x48014000));
383 omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP2420_SDRC_BASE),
384 OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200385 omap2_control_base_init();
Vaibhav Hiremath4de34f32011-12-19 15:50:15 +0530386 omap2xxx_check_revision();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200387 omap2_prcm_base_init();
Tony Lindgren7b250af2011-10-04 18:26:28 -0700388 omap2xxx_voltagedomains_init();
389 omap242x_powerdomains_init();
390 omap242x_clockdomains_init();
391 omap2420_hwmod_init();
392 omap_hwmod_init_postsetup();
Tero Kristo6a194a62014-03-04 10:53:54 +0200393 omap_clk_soc_init = omap2420_dt_clk_init;
394 rate_table = omap2420_rate_table;
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700395}
Shawn Guobbd707a2012-04-26 16:06:50 +0800396
397void __init omap2420_init_late(void)
398{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200399 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800400 omap2_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530401 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800402}
Paul Walmsley16110792012-01-25 12:57:46 -0700403#endif
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700404
Paul Walmsley16110792012-01-25 12:57:46 -0700405#ifdef CONFIG_SOC_OMAP2430
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700406void __init omap2430_init_early(void)
407{
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600408 omap2_set_globals_tap(OMAP243X_CLASS, OMAP2_L4_IO_ADDRESS(0x4900a000));
409 omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP243X_SDRC_BASE),
410 OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200411 omap2_control_base_init();
Vaibhav Hiremath4de34f32011-12-19 15:50:15 +0530412 omap2xxx_check_revision();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200413 omap2_prcm_base_init();
Tony Lindgren7b250af2011-10-04 18:26:28 -0700414 omap2xxx_voltagedomains_init();
415 omap243x_powerdomains_init();
416 omap243x_clockdomains_init();
417 omap2430_hwmod_init();
418 omap_hwmod_init_postsetup();
Tero Kristo6a194a62014-03-04 10:53:54 +0200419 omap_clk_soc_init = omap2430_dt_clk_init;
420 rate_table = omap2430_rate_table;
Tony Lindgren7b250af2011-10-04 18:26:28 -0700421}
Shawn Guobbd707a2012-04-26 16:06:50 +0800422
423void __init omap2430_init_late(void)
424{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200425 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800426 omap2_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530427 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800428}
Sanjeev Premic4e2d242011-10-13 21:44:10 +0530429#endif
Tony Lindgren7b250af2011-10-04 18:26:28 -0700430
431/*
432 * Currently only board-omap3beagle.c should call this because of the
433 * same machine_id for 34xx and 36xx beagle.. Will get fixed with DT.
434 */
Sanjeev Premic4e2d242011-10-13 21:44:10 +0530435#ifdef CONFIG_ARCH_OMAP3
Tony Lindgren7b250af2011-10-04 18:26:28 -0700436void __init omap3_init_early(void)
437{
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600438 omap2_set_globals_tap(OMAP343X_CLASS, OMAP2_L4_IO_ADDRESS(0x4830A000));
439 omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP343X_SDRC_BASE),
440 OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200441 /* XXX: remove these once OMAP3 is DT only */
442 if (!of_have_populated_dt()) {
443 omap2_set_globals_control(
Tero Kristoefde2342015-02-20 10:08:52 +0200444 OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200445 omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE));
446 omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE),
447 NULL);
448 }
449 omap2_control_base_init();
Vaibhav Hiremath4de34f32011-12-19 15:50:15 +0530450 omap3xxx_check_revision();
451 omap3xxx_check_features();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200452 omap2_prcm_base_init();
Tero Kristo425dc8b2014-11-21 15:51:37 +0200453 /* XXX: remove these once OMAP3 is DT only */
454 if (!of_have_populated_dt()) {
455 omap3xxx_prm_init(NULL);
456 omap3xxx_cm_init(NULL);
457 }
Tony Lindgren7b250af2011-10-04 18:26:28 -0700458 omap3xxx_voltagedomains_init();
459 omap3xxx_powerdomains_init();
460 omap3xxx_clockdomains_init();
461 omap3xxx_hwmod_init();
462 omap_hwmod_init_postsetup();
Tero Kristoeded36f2014-12-16 18:20:55 +0200463 if (!of_have_populated_dt()) {
Tero Kristo2208bf12014-11-13 19:17:34 +0200464 omap3_control_legacy_iomap_init();
Tero Kristoeded36f2014-12-16 18:20:55 +0200465 if (soc_is_am35xx())
466 omap_clk_soc_init = am35xx_clk_legacy_init;
467 else if (cpu_is_omap3630())
468 omap_clk_soc_init = omap36xx_clk_legacy_init;
469 else if (omap_rev() == OMAP3430_REV_ES1_0)
470 omap_clk_soc_init = omap3430es1_clk_legacy_init;
471 else
472 omap_clk_soc_init = omap3430_clk_legacy_init;
473 }
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700474}
475
476void __init omap3430_init_early(void)
477{
Tony Lindgren7b250af2011-10-04 18:26:28 -0700478 omap3_init_early();
Tero Kristo3e049152013-08-02 14:32:30 +0300479 if (of_have_populated_dt())
480 omap_clk_soc_init = omap3430_dt_clk_init;
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700481}
482
483void __init omap35xx_init_early(void)
484{
Tony Lindgren7b250af2011-10-04 18:26:28 -0700485 omap3_init_early();
Tero Kristo3e049152013-08-02 14:32:30 +0300486 if (of_have_populated_dt())
487 omap_clk_soc_init = omap3430_dt_clk_init;
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700488}
489
490void __init omap3630_init_early(void)
491{
Tony Lindgren7b250af2011-10-04 18:26:28 -0700492 omap3_init_early();
Tero Kristo3e049152013-08-02 14:32:30 +0300493 if (of_have_populated_dt())
494 omap_clk_soc_init = omap3630_dt_clk_init;
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700495}
496
497void __init am35xx_init_early(void)
498{
Tony Lindgren7b250af2011-10-04 18:26:28 -0700499 omap3_init_early();
Tero Kristo3e049152013-08-02 14:32:30 +0300500 if (of_have_populated_dt())
501 omap_clk_soc_init = am35xx_dt_clk_init;
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700502}
503
Shawn Guobbd707a2012-04-26 16:06:50 +0800504void __init omap3_init_late(void)
505{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200506 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800507 omap3_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530508 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800509}
510
511void __init omap3430_init_late(void)
512{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200513 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800514 omap3_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530515 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800516}
517
518void __init omap35xx_init_late(void)
519{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200520 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800521 omap3_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530522 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800523}
524
525void __init omap3630_init_late(void)
526{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200527 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800528 omap3_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530529 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800530}
531
532void __init am35xx_init_late(void)
533{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200534 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800535 omap3_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530536 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800537}
538
539void __init ti81xx_init_late(void)
540{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200541 omap_common_late_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530542 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800543}
Sanjeev Premic4e2d242011-10-13 21:44:10 +0530544#endif
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700545
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800546#ifdef CONFIG_SOC_TI81XX
547void __init ti814x_init_early(void)
548{
549 omap2_set_globals_tap(TI814X_CLASS,
550 OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200551 omap2_control_base_init();
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800552 omap3xxx_check_revision();
553 ti81xx_check_features();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200554 omap2_prcm_base_init();
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800555 omap3xxx_voltagedomains_init();
556 omap3xxx_powerdomains_init();
Tony Lindgren185fde62015-07-16 01:55:57 -0700557 ti814x_clockdomains_init();
Tony Lindgren0f3ccb22015-07-16 01:55:58 -0700558 dm814x_hwmod_init();
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800559 omap_hwmod_init_postsetup();
560 if (of_have_populated_dt())
Tony Lindgren9cf705d2015-07-16 01:55:57 -0700561 omap_clk_soc_init = dm814x_dt_clk_init;
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800562}
563
564void __init ti816x_init_early(void)
565{
566 omap2_set_globals_tap(TI816X_CLASS,
567 OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200568 omap2_control_base_init();
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800569 omap3xxx_check_revision();
570 ti81xx_check_features();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200571 omap2_prcm_base_init();
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800572 omap3xxx_voltagedomains_init();
573 omap3xxx_powerdomains_init();
Tony Lindgren185fde62015-07-16 01:55:57 -0700574 ti816x_clockdomains_init();
Tony Lindgren0f3ccb22015-07-16 01:55:58 -0700575 dm816x_hwmod_init();
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800576 omap_hwmod_init_postsetup();
577 if (of_have_populated_dt())
Tony Lindgren9cf705d2015-07-16 01:55:57 -0700578 omap_clk_soc_init = dm816x_dt_clk_init;
Aida Mynzhasovaa64459c2015-01-26 09:26:32 -0800579}
580#endif
581
Afzal Mohammed08f30982012-05-11 00:38:49 +0530582#ifdef CONFIG_SOC_AM33XX
583void __init am33xx_init_early(void)
584{
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600585 omap2_set_globals_tap(AM335X_CLASS,
586 AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200587 omap2_control_base_init();
Afzal Mohammed08f30982012-05-11 00:38:49 +0530588 omap3xxx_check_revision();
Vaibhav Hiremath7bcad172013-05-17 15:43:41 +0530589 am33xx_check_features();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200590 omap2_prcm_base_init();
Vaibhav Hiremath3f0ea762012-06-18 00:47:27 -0600591 am33xx_powerdomains_init();
Vaibhav Hiremath9c80f3a2012-06-18 00:47:27 -0600592 am33xx_clockdomains_init();
Vaibhav Hirematha2cfc502012-07-25 13:51:13 -0600593 am33xx_hwmod_init();
594 omap_hwmod_init_postsetup();
Tero Kristo149c09d2013-07-19 11:37:17 +0300595 omap_clk_soc_init = am33xx_dt_clk_init;
Afzal Mohammed08f30982012-05-11 00:38:49 +0530596}
Nishanth Menon765e7a02013-10-16 10:39:02 -0500597
598void __init am33xx_init_late(void)
599{
600 omap_common_late_init();
601}
Afzal Mohammed08f30982012-05-11 00:38:49 +0530602#endif
603
Afzal Mohammedc5107022013-05-27 20:06:23 +0530604#ifdef CONFIG_SOC_AM43XX
605void __init am43xx_init_early(void)
606{
607 omap2_set_globals_tap(AM335X_CLASS,
608 AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
Tero Kristo2208bf12014-11-13 19:17:34 +0200609 omap2_control_base_init();
Afzal Mohammedc5107022013-05-27 20:06:23 +0530610 omap3xxx_check_revision();
Afzal Mohammed7a2e0512014-02-07 15:51:25 +0530611 am33xx_check_features();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200612 omap2_prcm_base_init();
Ambresh K8835cf62013-10-12 15:46:37 +0530613 am43xx_powerdomains_init();
614 am43xx_clockdomains_init();
615 am43xx_hwmod_init();
616 omap_hwmod_init_postsetup();
Sekhar Norid941f862014-04-22 13:58:03 +0530617 omap_l2_cache_init();
Tero Kristod22031e2013-11-21 16:49:59 +0200618 omap_clk_soc_init = am43xx_dt_clk_init;
Afzal Mohammedc5107022013-05-27 20:06:23 +0530619}
Nishanth Menon765e7a02013-10-16 10:39:02 -0500620
621void __init am43xx_init_late(void)
622{
623 omap_common_late_init();
624}
Afzal Mohammedc5107022013-05-27 20:06:23 +0530625#endif
626
Sanjeev Premic4e2d242011-10-13 21:44:10 +0530627#ifdef CONFIG_ARCH_OMAP4
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700628void __init omap4430_init_early(void)
629{
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600630 omap2_set_globals_tap(OMAP443X_CLASS,
631 OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE));
Paul Walmsleyd9a16f92012-10-29 20:57:39 -0600632 omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE));
Tero Kristoca125b52015-02-12 11:47:04 +0200633 omap2_control_base_init();
Vaibhav Hiremath4de34f32011-12-19 15:50:15 +0530634 omap4xxx_check_revision();
635 omap4xxx_check_features();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200636 omap2_prcm_base_init();
Nishanth Menonde70af42014-01-20 14:06:37 -0600637 omap4_pm_init_early();
Tony Lindgren7b250af2011-10-04 18:26:28 -0700638 omap44xx_voltagedomains_init();
639 omap44xx_powerdomains_init();
640 omap44xx_clockdomains_init();
641 omap44xx_hwmod_init();
642 omap_hwmod_init_postsetup();
Sekhar Norib39b14e2014-04-22 13:58:01 +0530643 omap_l2_cache_init();
Tero Kristoc8c88d82013-07-18 16:04:00 +0300644 omap_clk_soc_init = omap4xxx_dt_clk_init;
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700645}
Shawn Guobbd707a2012-04-26 16:06:50 +0800646
647void __init omap4430_init_late(void)
648{
Ruslan Bilovol4ed12be2013-02-14 13:55:22 +0200649 omap_common_late_init();
Shawn Guobbd707a2012-04-26 16:06:50 +0800650 omap4_pm_init();
Rajendra Nayak23fb8ba2012-06-01 14:02:49 +0530651 omap2_clk_enable_autoidle_all();
Shawn Guobbd707a2012-04-26 16:06:50 +0800652}
Sanjeev Premic4e2d242011-10-13 21:44:10 +0530653#endif
Tony Lindgren8f5b5a42011-08-22 23:57:24 -0700654
R Sricharan05e152c2012-06-05 16:21:32 +0530655#ifdef CONFIG_SOC_OMAP5
656void __init omap5_init_early(void)
657{
Paul Walmsleyb6a42262012-10-29 20:50:21 -0600658 omap2_set_globals_tap(OMAP54XX_CLASS,
659 OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE));
Paul Walmsleyd9a16f92012-10-29 20:57:39 -0600660 omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
Tero Kristoca125b52015-02-12 11:47:04 +0200661 omap2_control_base_init();
Santosh Shilimkar628ed472014-05-20 16:19:23 -0500662 omap4_pm_init_early();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200663 omap2_prcm_base_init();
R Sricharan05e152c2012-06-05 16:21:32 +0530664 omap5xxx_check_revision();
Santosh Shilimkare4020aa2013-05-29 12:38:12 -0400665 omap54xx_voltagedomains_init();
666 omap54xx_powerdomains_init();
667 omap54xx_clockdomains_init();
668 omap54xx_hwmod_init();
669 omap_hwmod_init_postsetup();
Tero Kristocfa96672013-10-22 11:53:02 +0300670 omap_clk_soc_init = omap5xxx_dt_clk_init;
R Sricharan05e152c2012-06-05 16:21:32 +0530671}
Nishanth Menon765e7a02013-10-16 10:39:02 -0500672
673void __init omap5_init_late(void)
674{
675 omap_common_late_init();
Santosh Shilimkar628ed472014-05-20 16:19:23 -0500676 omap4_pm_init();
677 omap2_clk_enable_autoidle_all();
Nishanth Menon765e7a02013-10-16 10:39:02 -0500678}
R Sricharan05e152c2012-06-05 16:21:32 +0530679#endif
680
R Sricharana3a93842013-07-03 11:52:04 +0530681#ifdef CONFIG_SOC_DRA7XX
682void __init dra7xx_init_early(void)
683{
684 omap2_set_globals_tap(-1, OMAP2_L4_IO_ADDRESS(DRA7XX_TAP_BASE));
R Sricharana3a93842013-07-03 11:52:04 +0530685 omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
Tero Kristoca125b52015-02-12 11:47:04 +0200686 omap2_control_base_init();
Rajendra Nayak6af16a12014-08-22 09:02:34 -0500687 omap4_pm_init_early();
Tero Kristoab7b2ff2014-11-20 15:02:59 +0200688 omap2_prcm_base_init();
Nishanth Menon733d20e2014-05-19 10:27:11 -0500689 dra7xxx_check_revision();
Ambresh K7de516a2013-08-23 04:05:08 -0600690 dra7xx_powerdomains_init();
691 dra7xx_clockdomains_init();
692 dra7xx_hwmod_init();
693 omap_hwmod_init_postsetup();
Tero Kristof1cf4982013-08-29 11:35:43 +0300694 omap_clk_soc_init = dra7xx_dt_clk_init;
R Sricharana3a93842013-07-03 11:52:04 +0530695}
Nishanth Menon765e7a02013-10-16 10:39:02 -0500696
697void __init dra7xx_init_late(void)
698{
699 omap_common_late_init();
Rajendra Nayak6af16a12014-08-22 09:02:34 -0500700 omap4_pm_init();
701 omap2_clk_enable_autoidle_all();
Nishanth Menon765e7a02013-10-16 10:39:02 -0500702}
R Sricharana3a93842013-07-03 11:52:04 +0530703#endif
704
705
Tony Lindgrena4ca9db2011-08-22 23:57:23 -0700706void __init omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,
Paul Walmsley48057342010-12-21 15:25:10 -0700707 struct omap_sdrc_params *sdrc_cs1)
708{
Tony Lindgrena66cb342011-10-04 13:52:57 -0700709 omap_sram_init();
710
Hemant Pedanekar01001712011-02-16 08:31:39 -0800711 if (cpu_is_omap24xx() || omap3_has_sdrc()) {
Kevin Hilmanaa4b1f62010-03-10 17:16:31 +0000712 omap2_sdrc_init(sdrc_cs0, sdrc_cs1);
713 _omap2_init_reprogram_sdrc();
714 }
Tony Lindgren1dbae812005-11-10 14:26:51 +0000715}
Tero Kristocfa96672013-10-22 11:53:02 +0300716
717int __init omap_clk_init(void)
718{
719 int ret = 0;
720
721 if (!omap_clk_soc_init)
722 return 0;
723
Tero Kristo8111e012014-07-02 11:47:39 +0300724 ti_clk_init_features();
725
Tero Kristoeded36f2014-12-16 18:20:55 +0200726 if (of_have_populated_dt()) {
Tero Kristofe874142014-03-12 18:33:45 +0200727 ret = omap_control_init();
728 if (ret)
729 return ret;
730
Tero Kristo3a1a3882014-11-18 14:59:36 +0200731 ret = omap_prcm_init();
Tero Kristoeded36f2014-12-16 18:20:55 +0200732 if (ret)
733 return ret;
Tero Kristoc08ee142014-09-12 15:01:57 +0300734
Tero Kristoeded36f2014-12-16 18:20:55 +0200735 of_clk_init(NULL);
Tero Kristoc08ee142014-09-12 15:01:57 +0300736
Tero Kristoeded36f2014-12-16 18:20:55 +0200737 ti_dt_clk_init_retry_clks();
Tero Kristoc08ee142014-09-12 15:01:57 +0300738
Tero Kristoeded36f2014-12-16 18:20:55 +0200739 ti_dt_clockdomains_setup();
740 }
Tero Kristoc08ee142014-09-12 15:01:57 +0300741
742 ret = omap_clk_soc_init();
Tero Kristocfa96672013-10-22 11:53:02 +0300743
744 return ret;
745}