blob: 3917d839c04c00e0a5acf7a70fab17715418d6f7 [file] [log] [blame]
Laurent Pinchart4bf8e192013-06-19 13:54:11 +02001/*
2 * rcar_du_drv.c -- R-Car Display Unit DRM driver
3 *
Laurent Pinchart2427b302015-09-07 17:34:26 +03004 * Copyright (C) 2013-2015 Renesas Electronics Corporation
Laurent Pinchart4bf8e192013-06-19 13:54:11 +02005 *
6 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 */
13
14#include <linux/clk.h>
15#include <linux/io.h>
16#include <linux/mm.h>
17#include <linux/module.h>
Laurent Pinchart96c02692014-01-21 15:57:26 +010018#include <linux/of_device.h>
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020019#include <linux/platform_device.h>
20#include <linux/pm.h>
21#include <linux/slab.h>
Laurent Pinchart8d3f9b22015-02-23 01:02:15 +020022#include <linux/wait.h>
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020023
24#include <drm/drmP.h>
Kieran Bingham7912dee2017-09-15 17:42:06 +010025#include <drm/drm_atomic_helper.h>
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020026#include <drm/drm_crtc_helper.h>
Laurent Pinchart3864c6f2013-03-14 22:45:22 +010027#include <drm/drm_fb_cma_helper.h>
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020028#include <drm/drm_gem_cma_helper.h>
29
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020030#include "rcar_du_drv.h"
31#include "rcar_du_kms.h"
Laurent Pinchartc6a27fa2018-01-10 05:47:42 +020032#include "rcar_du_of.h"
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020033#include "rcar_du_regs.h"
34
35/* -----------------------------------------------------------------------------
Laurent Pinchart96c02692014-01-21 15:57:26 +010036 * Device Information
37 */
38
Fabrizio Castro36a46da92017-10-13 16:22:20 +010039static const struct rcar_du_device_info rzg1_du_r8a7743_info = {
40 .gen = 2,
41 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
42 | RCAR_DU_FEATURE_EXT_CTRL_REGS,
43 .num_crtcs = 2,
44 .routes = {
45 /*
46 * R8A7743 has one RGB output and one LVDS output
47 */
48 [RCAR_DU_OUTPUT_DPAD0] = {
49 .possible_crtcs = BIT(1) | BIT(0),
50 .port = 0,
51 },
52 [RCAR_DU_OUTPUT_LVDS0] = {
53 .possible_crtcs = BIT(0),
54 .port = 1,
55 },
56 },
57 .num_lvds = 1,
58};
59
Fabrizio Castrocdd90702017-10-13 16:22:22 +010060static const struct rcar_du_device_info rzg1_du_r8a7745_info = {
61 .gen = 2,
62 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
63 | RCAR_DU_FEATURE_EXT_CTRL_REGS,
64 .num_crtcs = 2,
65 .routes = {
66 /*
67 * R8A7745 has two RGB outputs
68 */
69 [RCAR_DU_OUTPUT_DPAD0] = {
70 .possible_crtcs = BIT(0),
71 .port = 0,
72 },
73 [RCAR_DU_OUTPUT_DPAD1] = {
74 .possible_crtcs = BIT(1),
75 .port = 1,
76 },
77 },
Fabrizio Castrocdd90702017-10-13 16:22:22 +010078};
79
Laurent Pinchart96c02692014-01-21 15:57:26 +010080static const struct rcar_du_device_info rcar_du_r8a7779_info = {
Laurent Pinchart2427b302015-09-07 17:34:26 +030081 .gen = 2,
Laurent Pinchart96c02692014-01-21 15:57:26 +010082 .features = 0,
83 .num_crtcs = 2,
84 .routes = {
Laurent Pinchartf3bafc12017-07-11 01:13:20 +030085 /*
86 * R8A7779 has two RGB outputs and one (currently unsupported)
Laurent Pinchart96c02692014-01-21 15:57:26 +010087 * TCON output.
88 */
89 [RCAR_DU_OUTPUT_DPAD0] = {
90 .possible_crtcs = BIT(0),
Laurent Pinchart96c02692014-01-21 15:57:26 +010091 .port = 0,
92 },
93 [RCAR_DU_OUTPUT_DPAD1] = {
94 .possible_crtcs = BIT(1) | BIT(0),
Laurent Pinchart96c02692014-01-21 15:57:26 +010095 .port = 1,
96 },
97 },
Laurent Pinchart96c02692014-01-21 15:57:26 +010098};
99
100static const struct rcar_du_device_info rcar_du_r8a7790_info = {
Laurent Pinchart2427b302015-09-07 17:34:26 +0300101 .gen = 2,
Laurent Pinchart0c1c8772014-12-09 00:21:12 +0200102 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
103 | RCAR_DU_FEATURE_EXT_CTRL_REGS,
Laurent Pinchartc6a27fa2018-01-10 05:47:42 +0200104 .quirks = RCAR_DU_QUIRK_ALIGN_128B,
Laurent Pinchart96c02692014-01-21 15:57:26 +0100105 .num_crtcs = 3,
106 .routes = {
Laurent Pinchartf3bafc12017-07-11 01:13:20 +0300107 /*
108 * R8A7790 has one RGB output, two LVDS outputs and one
Laurent Pinchart96c02692014-01-21 15:57:26 +0100109 * (currently unsupported) TCON output.
110 */
111 [RCAR_DU_OUTPUT_DPAD0] = {
112 .possible_crtcs = BIT(2) | BIT(1) | BIT(0),
Laurent Pinchart96c02692014-01-21 15:57:26 +0100113 .port = 0,
114 },
115 [RCAR_DU_OUTPUT_LVDS0] = {
116 .possible_crtcs = BIT(0),
Laurent Pinchart96c02692014-01-21 15:57:26 +0100117 .port = 1,
118 },
119 [RCAR_DU_OUTPUT_LVDS1] = {
120 .possible_crtcs = BIT(2) | BIT(1),
Laurent Pinchart96c02692014-01-21 15:57:26 +0100121 .port = 2,
122 },
123 },
124 .num_lvds = 2,
125};
126
Laurent Pinchartf1ceb84a2015-07-17 10:44:33 +0300127/* M2-W (r8a7791) and M2-N (r8a7793) are identical */
Laurent Pinchart96c02692014-01-21 15:57:26 +0100128static const struct rcar_du_device_info rcar_du_r8a7791_info = {
Laurent Pinchart2427b302015-09-07 17:34:26 +0300129 .gen = 2,
Laurent Pinchart0c1c8772014-12-09 00:21:12 +0200130 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
131 | RCAR_DU_FEATURE_EXT_CTRL_REGS,
Laurent Pinchart96c02692014-01-21 15:57:26 +0100132 .num_crtcs = 2,
133 .routes = {
Laurent Pinchartf3bafc12017-07-11 01:13:20 +0300134 /*
135 * R8A779[13] has one RGB output, one LVDS output and one
Laurent Pinchart96c02692014-01-21 15:57:26 +0100136 * (currently unsupported) TCON output.
137 */
138 [RCAR_DU_OUTPUT_DPAD0] = {
Laurent Pinchartf4f0fb72015-04-28 15:26:33 +0300139 .possible_crtcs = BIT(1) | BIT(0),
Laurent Pinchart96c02692014-01-21 15:57:26 +0100140 .port = 0,
141 },
142 [RCAR_DU_OUTPUT_LVDS0] = {
143 .possible_crtcs = BIT(0),
Laurent Pinchart96c02692014-01-21 15:57:26 +0100144 .port = 1,
145 },
146 },
147 .num_lvds = 1,
148};
149
Sergei Shtylyov73323dd2016-08-04 15:01:02 -0700150static const struct rcar_du_device_info rcar_du_r8a7792_info = {
151 .gen = 2,
152 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
153 | RCAR_DU_FEATURE_EXT_CTRL_REGS,
154 .num_crtcs = 2,
155 .routes = {
156 /* R8A7792 has two RGB outputs. */
157 [RCAR_DU_OUTPUT_DPAD0] = {
158 .possible_crtcs = BIT(0),
Sergei Shtylyov73323dd2016-08-04 15:01:02 -0700159 .port = 0,
160 },
161 [RCAR_DU_OUTPUT_DPAD1] = {
162 .possible_crtcs = BIT(1),
Sergei Shtylyov73323dd2016-08-04 15:01:02 -0700163 .port = 1,
164 },
165 },
Sergei Shtylyov73323dd2016-08-04 15:01:02 -0700166};
167
Laurent Pinchart090425c2015-07-17 10:44:33 +0300168static const struct rcar_du_device_info rcar_du_r8a7794_info = {
Laurent Pinchart2427b302015-09-07 17:34:26 +0300169 .gen = 2,
Laurent Pinchart090425c2015-07-17 10:44:33 +0300170 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
171 | RCAR_DU_FEATURE_EXT_CTRL_REGS,
172 .num_crtcs = 2,
173 .routes = {
Laurent Pinchartf3bafc12017-07-11 01:13:20 +0300174 /*
175 * R8A7794 has two RGB outputs and one (currently unsupported)
Laurent Pinchart090425c2015-07-17 10:44:33 +0300176 * TCON output.
177 */
178 [RCAR_DU_OUTPUT_DPAD0] = {
179 .possible_crtcs = BIT(0),
Laurent Pinchart090425c2015-07-17 10:44:33 +0300180 .port = 0,
181 },
182 [RCAR_DU_OUTPUT_DPAD1] = {
183 .possible_crtcs = BIT(1),
Laurent Pinchart090425c2015-07-17 10:44:33 +0300184 .port = 1,
185 },
186 },
Laurent Pinchart090425c2015-07-17 10:44:33 +0300187};
188
Laurent Pinchart2427b302015-09-07 17:34:26 +0300189static const struct rcar_du_device_info rcar_du_r8a7795_info = {
190 .gen = 3,
191 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
192 | RCAR_DU_FEATURE_EXT_CTRL_REGS
193 | RCAR_DU_FEATURE_VSP1_SOURCE,
194 .num_crtcs = 4,
195 .routes = {
Laurent Pinchartf3bafc12017-07-11 01:13:20 +0300196 /*
197 * R8A7795 has one RGB output, two HDMI outputs and one
Koji Matsuoka0dda563e2016-11-11 18:07:39 +0100198 * LVDS output.
Laurent Pinchart2427b302015-09-07 17:34:26 +0300199 */
200 [RCAR_DU_OUTPUT_DPAD0] = {
201 .possible_crtcs = BIT(3),
Laurent Pinchart2427b302015-09-07 17:34:26 +0300202 .port = 0,
203 },
Koji Matsuoka0dda563e2016-11-11 18:07:39 +0100204 [RCAR_DU_OUTPUT_HDMI0] = {
205 .possible_crtcs = BIT(1),
206 .port = 1,
207 },
208 [RCAR_DU_OUTPUT_HDMI1] = {
209 .possible_crtcs = BIT(2),
210 .port = 2,
211 },
Koji Matsuoka6bc2e152015-07-28 20:12:43 +0900212 [RCAR_DU_OUTPUT_LVDS0] = {
213 .possible_crtcs = BIT(0),
Koji Matsuoka6bc2e152015-07-28 20:12:43 +0900214 .port = 3,
215 },
Laurent Pinchart2427b302015-09-07 17:34:26 +0300216 },
Koji Matsuoka6bc2e152015-07-28 20:12:43 +0900217 .num_lvds = 1,
Koji Matsuokadc4aedb2016-11-11 18:07:41 +0100218 .dpll_ch = BIT(1) | BIT(2),
Laurent Pinchart2427b302015-09-07 17:34:26 +0300219};
220
Laurent Pinchart63b50532016-09-06 02:11:43 +0300221static const struct rcar_du_device_info rcar_du_r8a7796_info = {
222 .gen = 3,
223 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
224 | RCAR_DU_FEATURE_EXT_CTRL_REGS
225 | RCAR_DU_FEATURE_VSP1_SOURCE,
226 .num_crtcs = 3,
227 .routes = {
Laurent Pinchartf3bafc12017-07-11 01:13:20 +0300228 /*
Laurent Pinchart776c5d02017-06-19 23:34:40 +0300229 * R8A7796 has one RGB output, one LVDS output and one HDMI
230 * output.
Laurent Pinchart63b50532016-09-06 02:11:43 +0300231 */
232 [RCAR_DU_OUTPUT_DPAD0] = {
233 .possible_crtcs = BIT(2),
Laurent Pinchart63b50532016-09-06 02:11:43 +0300234 .port = 0,
235 },
Laurent Pinchart776c5d02017-06-19 23:34:40 +0300236 [RCAR_DU_OUTPUT_HDMI0] = {
237 .possible_crtcs = BIT(1),
238 .port = 1,
239 },
Laurent Pinchart63b50532016-09-06 02:11:43 +0300240 [RCAR_DU_OUTPUT_LVDS0] = {
241 .possible_crtcs = BIT(0),
Laurent Pinchart63b50532016-09-06 02:11:43 +0300242 .port = 2,
243 },
244 },
245 .num_lvds = 1,
Laurent Pinchart776c5d02017-06-19 23:34:40 +0300246 .dpll_ch = BIT(1),
Laurent Pinchart63b50532016-09-06 02:11:43 +0300247};
248
Sergei Shtylyovfe9ac012018-01-19 00:05:59 +0300249static const struct rcar_du_device_info rcar_du_r8a77970_info = {
250 .gen = 3,
251 .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
252 | RCAR_DU_FEATURE_EXT_CTRL_REGS
253 | RCAR_DU_FEATURE_VSP1_SOURCE,
254 .num_crtcs = 1,
255 .routes = {
256 /* R8A77970 has one RGB output and one LVDS output. */
257 [RCAR_DU_OUTPUT_DPAD0] = {
258 .possible_crtcs = BIT(0),
259 .port = 0,
260 },
261 [RCAR_DU_OUTPUT_LVDS0] = {
262 .possible_crtcs = BIT(0),
263 .port = 1,
264 },
265 },
266 .num_lvds = 1,
267};
268
Laurent Pinchart96c02692014-01-21 15:57:26 +0100269static const struct of_device_id rcar_du_of_table[] = {
Fabrizio Castro36a46da92017-10-13 16:22:20 +0100270 { .compatible = "renesas,du-r8a7743", .data = &rzg1_du_r8a7743_info },
Fabrizio Castrocdd90702017-10-13 16:22:22 +0100271 { .compatible = "renesas,du-r8a7745", .data = &rzg1_du_r8a7745_info },
Laurent Pinchart96c02692014-01-21 15:57:26 +0100272 { .compatible = "renesas,du-r8a7779", .data = &rcar_du_r8a7779_info },
273 { .compatible = "renesas,du-r8a7790", .data = &rcar_du_r8a7790_info },
274 { .compatible = "renesas,du-r8a7791", .data = &rcar_du_r8a7791_info },
Sergei Shtylyov73323dd2016-08-04 15:01:02 -0700275 { .compatible = "renesas,du-r8a7792", .data = &rcar_du_r8a7792_info },
Laurent Pinchartf1ceb84a2015-07-17 10:44:33 +0300276 { .compatible = "renesas,du-r8a7793", .data = &rcar_du_r8a7791_info },
Laurent Pinchart090425c2015-07-17 10:44:33 +0300277 { .compatible = "renesas,du-r8a7794", .data = &rcar_du_r8a7794_info },
Laurent Pinchart2427b302015-09-07 17:34:26 +0300278 { .compatible = "renesas,du-r8a7795", .data = &rcar_du_r8a7795_info },
Laurent Pinchart63b50532016-09-06 02:11:43 +0300279 { .compatible = "renesas,du-r8a7796", .data = &rcar_du_r8a7796_info },
Sergei Shtylyovfe9ac012018-01-19 00:05:59 +0300280 { .compatible = "renesas,du-r8a77970", .data = &rcar_du_r8a77970_info },
Laurent Pinchart96c02692014-01-21 15:57:26 +0100281 { }
282};
283
284MODULE_DEVICE_TABLE(of, rcar_du_of_table);
285
286/* -----------------------------------------------------------------------------
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200287 * DRM operations
288 */
289
Laurent Pinchart3864c6f2013-03-14 22:45:22 +0100290static void rcar_du_lastclose(struct drm_device *dev)
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200291{
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200292 struct rcar_du_device *rcdu = dev->dev_private;
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200293
Laurent Pinchart3864c6f2013-03-14 22:45:22 +0100294 drm_fbdev_cma_restore_mode(rcdu->fbdev);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200295}
296
Daniel Vetterd55f7e52017-03-08 15:12:56 +0100297DEFINE_DRM_GEM_CMA_FOPS(rcar_du_fops);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200298
299static struct drm_driver rcar_du_driver = {
Laurent Pinchart6dbe6862015-02-26 21:22:10 +0200300 .driver_features = DRIVER_GEM | DRIVER_MODESET | DRIVER_PRIME
301 | DRIVER_ATOMIC,
Laurent Pinchart3864c6f2013-03-14 22:45:22 +0100302 .lastclose = rcar_du_lastclose,
Daniel Vetter92e0f242016-05-30 19:53:02 +0200303 .gem_free_object_unlocked = drm_gem_cma_free_object,
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200304 .gem_vm_ops = &drm_gem_cma_vm_ops,
305 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
306 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
Laurent Pinchartffb40402013-07-10 15:23:35 +0200307 .gem_prime_import = drm_gem_prime_import,
308 .gem_prime_export = drm_gem_prime_export,
309 .gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table,
310 .gem_prime_import_sg_table = drm_gem_cma_prime_import_sg_table,
311 .gem_prime_vmap = drm_gem_cma_prime_vmap,
312 .gem_prime_vunmap = drm_gem_cma_prime_vunmap,
313 .gem_prime_mmap = drm_gem_cma_prime_mmap,
Laurent Pinchart59e32642013-07-04 20:05:51 +0200314 .dumb_create = rcar_du_dumb_create,
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200315 .fops = &rcar_du_fops,
316 .name = "rcar-du",
317 .desc = "Renesas R-Car Display Unit",
318 .date = "20130110",
319 .major = 1,
320 .minor = 0,
321};
322
323/* -----------------------------------------------------------------------------
324 * Power management
325 */
326
Russell King396d7a22014-07-13 12:18:58 +0100327#ifdef CONFIG_PM_SLEEP
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200328static int rcar_du_pm_suspend(struct device *dev)
329{
330 struct rcar_du_device *rcdu = dev_get_drvdata(dev);
Kieran Bingham7912dee2017-09-15 17:42:06 +0100331 struct drm_atomic_state *state;
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200332
333 drm_kms_helper_poll_disable(rcdu->ddev);
Kieran Bingham7912dee2017-09-15 17:42:06 +0100334 drm_fbdev_cma_set_suspend_unlocked(rcdu->fbdev, true);
335
336 state = drm_atomic_helper_suspend(rcdu->ddev);
337 if (IS_ERR(state)) {
338 drm_fbdev_cma_set_suspend_unlocked(rcdu->fbdev, false);
339 drm_kms_helper_poll_enable(rcdu->ddev);
340 return PTR_ERR(state);
341 }
342
343 rcdu->suspend_state = state;
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200344
345 return 0;
346}
347
348static int rcar_du_pm_resume(struct device *dev)
349{
350 struct rcar_du_device *rcdu = dev_get_drvdata(dev);
351
Kieran Bingham7912dee2017-09-15 17:42:06 +0100352 drm_atomic_helper_resume(rcdu->ddev, rcdu->suspend_state);
353 drm_fbdev_cma_set_suspend_unlocked(rcdu->fbdev, false);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200354 drm_kms_helper_poll_enable(rcdu->ddev);
Kieran Bingham7912dee2017-09-15 17:42:06 +0100355
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200356 return 0;
357}
358#endif
359
360static const struct dev_pm_ops rcar_du_pm_ops = {
361 SET_SYSTEM_SLEEP_PM_OPS(rcar_du_pm_suspend, rcar_du_pm_resume)
362};
363
364/* -----------------------------------------------------------------------------
365 * Platform driver
366 */
367
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200368static int rcar_du_remove(struct platform_device *pdev)
369{
Daniel Vetter57a24cf2013-12-11 11:34:22 +0100370 struct rcar_du_device *rcdu = platform_get_drvdata(pdev);
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300371 struct drm_device *ddev = rcdu->ddev;
Daniel Vetter57a24cf2013-12-11 11:34:22 +0100372
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300373 drm_dev_unregister(ddev);
374
375 if (rcdu->fbdev)
376 drm_fbdev_cma_fini(rcdu->fbdev);
377
378 drm_kms_helper_poll_fini(ddev);
379 drm_mode_config_cleanup(ddev);
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300380
381 drm_dev_unref(ddev);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200382
383 return 0;
384}
385
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300386static int rcar_du_probe(struct platform_device *pdev)
387{
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300388 struct rcar_du_device *rcdu;
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300389 struct drm_device *ddev;
390 struct resource *mem;
391 int ret;
392
Laurent Pinchart4f7b0d22016-10-19 00:51:35 +0300393 /* Allocate and initialize the R-Car device structure. */
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300394 rcdu = devm_kzalloc(&pdev->dev, sizeof(*rcdu), GFP_KERNEL);
395 if (rcdu == NULL)
396 return -ENOMEM;
397
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300398 rcdu->dev = &pdev->dev;
Wolfram Sang9e7d80e2016-10-16 10:01:47 +0200399 rcdu->info = of_device_get_match_data(rcdu->dev);
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300400
Laurent Pinchart4f7b0d22016-10-19 00:51:35 +0300401 platform_set_drvdata(pdev, rcdu);
402
403 /* I/O resources */
404 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
405 rcdu->mmio = devm_ioremap_resource(&pdev->dev, mem);
406 if (IS_ERR(rcdu->mmio))
407 return PTR_ERR(rcdu->mmio);
408
409 /* DRM/KMS objects */
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300410 ddev = drm_dev_alloc(&rcar_du_driver, &pdev->dev);
Tom Gundersen0f288602016-09-21 16:59:19 +0200411 if (IS_ERR(ddev))
412 return PTR_ERR(ddev);
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300413
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300414 rcdu->ddev = ddev;
415 ddev->dev_private = rcdu;
416
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300417 ret = rcar_du_modeset_init(rcdu);
418 if (ret < 0) {
Kuninori Morimotoccf49252016-05-25 00:41:18 +0000419 if (ret != -EPROBE_DEFER)
420 dev_err(&pdev->dev,
421 "failed to initialize DRM/KMS (%d)\n", ret);
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300422 goto error;
423 }
424
425 ddev->irq_enabled = 1;
426
Laurent Pinchartf3bafc12017-07-11 01:13:20 +0300427 /*
428 * Register the DRM device with the core and the connectors with
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300429 * sysfs.
430 */
431 ret = drm_dev_register(ddev, 0);
432 if (ret)
433 goto error;
434
Laurent Pinchartc1d4b382015-09-28 18:39:53 +0300435 DRM_INFO("Device %s probed\n", dev_name(&pdev->dev));
436
437 return 0;
438
439error:
440 rcar_du_remove(pdev);
441
442 return ret;
443}
444
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200445static struct platform_driver rcar_du_platform_driver = {
446 .probe = rcar_du_probe,
447 .remove = rcar_du_remove,
448 .driver = {
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200449 .name = "rcar-du",
450 .pm = &rcar_du_pm_ops,
Laurent Pinchart96c02692014-01-21 15:57:26 +0100451 .of_match_table = rcar_du_of_table,
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200452 },
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200453};
454
Laurent Pinchartc6a27fa2018-01-10 05:47:42 +0200455static int __init rcar_du_init(void)
456{
457 rcar_du_of_init(rcar_du_of_table);
458
459 return platform_driver_register(&rcar_du_platform_driver);
460}
461module_init(rcar_du_init);
462
463static void __exit rcar_du_exit(void)
464{
465 platform_driver_unregister(&rcar_du_platform_driver);
466}
467module_exit(rcar_du_exit);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +0200468
469MODULE_AUTHOR("Laurent Pinchart <laurent.pinchart@ideasonboard.com>");
470MODULE_DESCRIPTION("Renesas R-Car Display Unit DRM Driver");
471MODULE_LICENSE("GPL");