Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1 | /* |
Dhaval Patel | 785f0d1 | 2018-01-04 13:18:55 -0800 | [diff] [blame] | 2 | * Copyright (c) 2016-2018, The Linux Foundation. All rights reserved. |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 3 | * Copyright (C) 2013 Red Hat |
| 4 | * Author: Rob Clark <robdclark@gmail.com> |
| 5 | * |
| 6 | * This program is free software; you can redistribute it and/or modify it |
| 7 | * under the terms of the GNU General Public License version 2 as published by |
| 8 | * the Free Software Foundation. |
| 9 | * |
| 10 | * This program is distributed in the hope that it will be useful, but WITHOUT |
| 11 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
| 12 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for |
| 13 | * more details. |
| 14 | * |
| 15 | * You should have received a copy of the GNU General Public License along with |
| 16 | * this program. If not, see <http://www.gnu.org/licenses/>. |
| 17 | */ |
Lloyd Atkinson | f76121a | 2017-01-30 17:30:55 -0500 | [diff] [blame] | 18 | /* |
| 19 | * Copyright (c) 2016 Intel Corporation |
| 20 | * |
| 21 | * Permission to use, copy, modify, distribute, and sell this software and its |
| 22 | * documentation for any purpose is hereby granted without fee, provided that |
| 23 | * the above copyright notice appear in all copies and that both that copyright |
| 24 | * notice and this permission notice appear in supporting documentation, and |
| 25 | * that the name of the copyright holders not be used in advertising or |
| 26 | * publicity pertaining to distribution of the software without specific, |
| 27 | * written prior permission. The copyright holders make no representations |
| 28 | * about the suitability of this software for any purpose. It is provided "as |
| 29 | * is" without express or implied warranty. |
| 30 | * |
| 31 | * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE, |
| 32 | * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO |
| 33 | * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR |
| 34 | * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, |
| 35 | * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER |
| 36 | * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE |
| 37 | * OF THIS SOFTWARE. |
| 38 | */ |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 39 | |
Dhaval Patel | 3949f03 | 2016-06-20 16:24:33 -0700 | [diff] [blame] | 40 | #include <linux/of_address.h> |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 41 | #include <linux/kthread.h> |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 42 | #include "msm_drv.h" |
Rob Clark | edcd60c | 2016-03-16 12:56:12 -0400 | [diff] [blame] | 43 | #include "msm_debugfs.h" |
Rob Clark | fde5de6 | 2016-03-15 15:35:08 -0400 | [diff] [blame] | 44 | #include "msm_fence.h" |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 45 | #include "msm_gpu.h" |
Rob Clark | dd2da6e | 2013-11-30 16:12:10 -0500 | [diff] [blame] | 46 | #include "msm_kms.h" |
Alan Kwong | bb27c09 | 2016-07-20 16:41:25 -0400 | [diff] [blame] | 47 | #include "sde_wb.h" |
Shashank Babu Chinta Venkata | ded9c56 | 2017-03-15 14:43:46 -0700 | [diff] [blame] | 48 | #include "dsi_display.h" |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 49 | |
Rob Clark | a8d854c | 2016-06-01 14:02:02 -0400 | [diff] [blame] | 50 | /* |
| 51 | * MSM driver version: |
| 52 | * - 1.0.0 - initial interface |
| 53 | * - 1.1.0 - adds madvise, and support for submits with > 4 cmd buffers |
Rob Clark | 7a3bcc0 | 2016-09-16 18:37:44 -0400 | [diff] [blame] | 54 | * - 1.2.0 - adds explicit fence support for submit ioctl |
Rob Clark | a8d854c | 2016-06-01 14:02:02 -0400 | [diff] [blame] | 55 | */ |
| 56 | #define MSM_VERSION_MAJOR 1 |
Rob Clark | 7a3bcc0 | 2016-09-16 18:37:44 -0400 | [diff] [blame] | 57 | #define MSM_VERSION_MINOR 2 |
Rob Clark | a8d854c | 2016-06-01 14:02:02 -0400 | [diff] [blame] | 58 | #define MSM_VERSION_PATCHLEVEL 0 |
| 59 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 60 | static void msm_fb_output_poll_changed(struct drm_device *dev) |
| 61 | { |
Tatenda Chipeperekwa | 6a2a5ce | 2017-06-01 16:35:59 -0700 | [diff] [blame] | 62 | struct msm_drm_private *priv = NULL; |
| 63 | |
| 64 | if (!dev) { |
| 65 | DRM_ERROR("output_poll_changed failed, invalid input\n"); |
| 66 | return; |
| 67 | } |
| 68 | |
| 69 | priv = dev->dev_private; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 70 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 71 | if (priv->fbdev) |
| 72 | drm_fb_helper_hotplug_event(priv->fbdev); |
| 73 | } |
| 74 | |
Abhijit Kulkarni | 7444a7d | 2017-06-21 18:53:36 -0700 | [diff] [blame] | 75 | /** |
| 76 | * msm_atomic_helper_check - validate state object |
| 77 | * @dev: DRM device |
| 78 | * @state: the driver state object |
| 79 | * |
| 80 | * This is a wrapper for the drm_atomic_helper_check to check the modeset |
| 81 | * and state checking for planes. Additionally it checks if any secure |
| 82 | * transition(moving CRTC and planes between secure and non-secure states and |
| 83 | * vice versa) is allowed or not. When going to secure state, planes |
| 84 | * with fb_mode as dir translated only can be staged on the CRTC, and only one |
| 85 | * CRTC should be active. |
| 86 | * Also mixing of secure and non-secure is not allowed. |
| 87 | * |
| 88 | * RETURNS |
| 89 | * Zero for success or -errorno. |
| 90 | */ |
Clarence Ip | a65cba5 | 2017-03-17 15:18:29 -0400 | [diff] [blame] | 91 | int msm_atomic_check(struct drm_device *dev, |
| 92 | struct drm_atomic_state *state) |
| 93 | { |
Abhijit Kulkarni | 7444a7d | 2017-06-21 18:53:36 -0700 | [diff] [blame] | 94 | struct msm_drm_private *priv; |
| 95 | |
Abhijit Kulkarni | 7444a7d | 2017-06-21 18:53:36 -0700 | [diff] [blame] | 96 | priv = dev->dev_private; |
| 97 | if (priv && priv->kms && priv->kms->funcs && |
| 98 | priv->kms->funcs->atomic_check) |
| 99 | return priv->kms->funcs->atomic_check(priv->kms, state); |
| 100 | |
Clarence Ip | a65cba5 | 2017-03-17 15:18:29 -0400 | [diff] [blame] | 101 | return drm_atomic_helper_check(dev, state); |
| 102 | } |
| 103 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 104 | static const struct drm_mode_config_funcs mode_config_funcs = { |
| 105 | .fb_create = msm_framebuffer_create, |
| 106 | .output_poll_changed = msm_fb_output_poll_changed, |
Clarence Ip | a65cba5 | 2017-03-17 15:18:29 -0400 | [diff] [blame] | 107 | .atomic_check = msm_atomic_check, |
Rob Clark | cf3a7e4 | 2014-11-08 13:21:06 -0500 | [diff] [blame] | 108 | .atomic_commit = msm_atomic_commit, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 109 | }; |
| 110 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 111 | #ifdef CONFIG_DRM_MSM_REGISTER_LOGGING |
| 112 | static bool reglog = false; |
| 113 | MODULE_PARM_DESC(reglog, "Enable register read/write logging"); |
| 114 | module_param(reglog, bool, 0600); |
| 115 | #else |
| 116 | #define reglog 0 |
| 117 | #endif |
| 118 | |
Archit Taneja | a9ee34b | 2015-07-13 12:12:07 +0530 | [diff] [blame] | 119 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
Rob Clark | e90dfec | 2015-01-30 17:05:41 -0500 | [diff] [blame] | 120 | static bool fbdev = true; |
| 121 | MODULE_PARM_DESC(fbdev, "Enable fbdev compat layer"); |
| 122 | module_param(fbdev, bool, 0600); |
| 123 | #endif |
| 124 | |
Rob Clark | 3a10ba8 | 2014-09-08 14:24:57 -0400 | [diff] [blame] | 125 | static char *vram = "16m"; |
Rob Clark | 4313c74 | 2016-02-03 14:02:04 -0500 | [diff] [blame] | 126 | MODULE_PARM_DESC(vram, "Configure VRAM size (for devices without IOMMU/GPUMMU)"); |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 127 | module_param(vram, charp, 0); |
| 128 | |
Rob Clark | 060530f | 2014-03-03 14:19:12 -0500 | [diff] [blame] | 129 | /* |
| 130 | * Util/helpers: |
| 131 | */ |
| 132 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 133 | void __iomem *msm_ioremap(struct platform_device *pdev, const char *name, |
| 134 | const char *dbgname) |
| 135 | { |
| 136 | struct resource *res; |
| 137 | unsigned long size; |
| 138 | void __iomem *ptr; |
| 139 | |
| 140 | if (name) |
| 141 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name); |
| 142 | else |
| 143 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
| 144 | |
| 145 | if (!res) { |
| 146 | dev_err(&pdev->dev, "failed to get memory resource: %s\n", name); |
| 147 | return ERR_PTR(-EINVAL); |
| 148 | } |
| 149 | |
| 150 | size = resource_size(res); |
| 151 | |
| 152 | ptr = devm_ioremap_nocache(&pdev->dev, res->start, size); |
| 153 | if (!ptr) { |
| 154 | dev_err(&pdev->dev, "failed to ioremap: %s\n", name); |
| 155 | return ERR_PTR(-ENOMEM); |
| 156 | } |
| 157 | |
| 158 | if (reglog) |
Lakshmi Narayana Kalavala | 89b6cbe | 2018-05-11 11:28:12 -0700 | [diff] [blame] | 159 | dev_dbg(&pdev->dev, "IO:region %s %pK %08lx\n", |
| 160 | dbgname, ptr, size); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 161 | |
| 162 | return ptr; |
| 163 | } |
| 164 | |
Dhaval Patel | a243084 | 2017-06-15 14:32:36 -0700 | [diff] [blame] | 165 | unsigned long msm_iomap_size(struct platform_device *pdev, const char *name) |
| 166 | { |
| 167 | struct resource *res; |
| 168 | |
| 169 | if (name) |
| 170 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name); |
| 171 | else |
| 172 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
| 173 | |
| 174 | if (!res) { |
| 175 | dev_err(&pdev->dev, "failed to get memory resource: %s\n", |
| 176 | name); |
| 177 | return 0; |
| 178 | } |
| 179 | |
| 180 | return resource_size(res); |
| 181 | } |
| 182 | |
Lloyd Atkinson | 1a0c917 | 2016-10-04 10:01:24 -0400 | [diff] [blame] | 183 | void msm_iounmap(struct platform_device *pdev, void __iomem *addr) |
| 184 | { |
| 185 | devm_iounmap(&pdev->dev, addr); |
| 186 | } |
| 187 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 188 | void msm_writel(u32 data, void __iomem *addr) |
| 189 | { |
| 190 | if (reglog) |
Lakshmi Narayana Kalavala | 89b6cbe | 2018-05-11 11:28:12 -0700 | [diff] [blame] | 191 | pr_debug("IO:W %pK %08x\n", addr, data); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 192 | writel(data, addr); |
| 193 | } |
| 194 | |
| 195 | u32 msm_readl(const void __iomem *addr) |
| 196 | { |
| 197 | u32 val = readl(addr); |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 198 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 199 | if (reglog) |
Lakshmi Narayana Kalavala | 89b6cbe | 2018-05-11 11:28:12 -0700 | [diff] [blame] | 200 | pr_err("IO:R %pK %08x\n", addr, val); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 201 | return val; |
| 202 | } |
| 203 | |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 204 | struct vblank_event { |
| 205 | struct list_head node; |
| 206 | int crtc_id; |
| 207 | bool enable; |
| 208 | }; |
| 209 | |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 210 | static void vblank_ctrl_worker(struct kthread_work *work) |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 211 | { |
| 212 | struct msm_vblank_ctrl *vbl_ctrl = container_of(work, |
| 213 | struct msm_vblank_ctrl, work); |
| 214 | struct msm_drm_private *priv = container_of(vbl_ctrl, |
| 215 | struct msm_drm_private, vblank_ctrl); |
| 216 | struct msm_kms *kms = priv->kms; |
| 217 | struct vblank_event *vbl_ev, *tmp; |
| 218 | unsigned long flags; |
Guchun Chen | 3ba2b24 | 2017-10-20 16:51:20 +0800 | [diff] [blame] | 219 | LIST_HEAD(tmp_head); |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 220 | |
| 221 | spin_lock_irqsave(&vbl_ctrl->lock, flags); |
| 222 | list_for_each_entry_safe(vbl_ev, tmp, &vbl_ctrl->event_list, node) { |
| 223 | list_del(&vbl_ev->node); |
Guchun Chen | 3ba2b24 | 2017-10-20 16:51:20 +0800 | [diff] [blame] | 224 | list_add_tail(&vbl_ev->node, &tmp_head); |
| 225 | } |
| 226 | spin_unlock_irqrestore(&vbl_ctrl->lock, flags); |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 227 | |
Guchun Chen | 3ba2b24 | 2017-10-20 16:51:20 +0800 | [diff] [blame] | 228 | list_for_each_entry_safe(vbl_ev, tmp, &tmp_head, node) { |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 229 | if (vbl_ev->enable) |
| 230 | kms->funcs->enable_vblank(kms, |
| 231 | priv->crtcs[vbl_ev->crtc_id]); |
| 232 | else |
| 233 | kms->funcs->disable_vblank(kms, |
| 234 | priv->crtcs[vbl_ev->crtc_id]); |
| 235 | |
| 236 | kfree(vbl_ev); |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 237 | } |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 238 | } |
| 239 | |
| 240 | static int vblank_ctrl_queue_work(struct msm_drm_private *priv, |
| 241 | int crtc_id, bool enable) |
| 242 | { |
| 243 | struct msm_vblank_ctrl *vbl_ctrl = &priv->vblank_ctrl; |
| 244 | struct vblank_event *vbl_ev; |
| 245 | unsigned long flags; |
| 246 | |
| 247 | vbl_ev = kzalloc(sizeof(*vbl_ev), GFP_ATOMIC); |
| 248 | if (!vbl_ev) |
| 249 | return -ENOMEM; |
| 250 | |
| 251 | vbl_ev->crtc_id = crtc_id; |
| 252 | vbl_ev->enable = enable; |
| 253 | |
| 254 | spin_lock_irqsave(&vbl_ctrl->lock, flags); |
| 255 | list_add_tail(&vbl_ev->node, &vbl_ctrl->event_list); |
| 256 | spin_unlock_irqrestore(&vbl_ctrl->lock, flags); |
| 257 | |
Lloyd Atkinson | 446004f | 2017-07-19 13:29:21 -0400 | [diff] [blame] | 258 | kthread_queue_work(&priv->disp_thread[crtc_id].worker, |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 259 | &vbl_ctrl->work); |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 260 | |
| 261 | return 0; |
| 262 | } |
| 263 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 264 | static int msm_drm_uninit(struct device *dev) |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 265 | { |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 266 | struct platform_device *pdev = to_platform_device(dev); |
| 267 | struct drm_device *ddev = platform_get_drvdata(pdev); |
| 268 | struct msm_drm_private *priv = ddev->dev_private; |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 269 | struct msm_kms *kms = priv->kms; |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 270 | struct msm_gpu *gpu = priv->gpu; |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 271 | struct msm_vblank_ctrl *vbl_ctrl = &priv->vblank_ctrl; |
| 272 | struct vblank_event *vbl_ev, *tmp; |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 273 | int i; |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 274 | |
| 275 | /* We must cancel and cleanup any pending vblank enable/disable |
| 276 | * work before drm_irq_uninstall() to avoid work re-enabling an |
| 277 | * irq after uninstall has disabled it. |
| 278 | */ |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 279 | kthread_flush_work(&vbl_ctrl->work); |
Hai Li | 78b1d47 | 2015-07-27 13:49:45 -0400 | [diff] [blame] | 280 | list_for_each_entry_safe(vbl_ev, tmp, &vbl_ctrl->event_list, node) { |
| 281 | list_del(&vbl_ev->node); |
| 282 | kfree(vbl_ev); |
| 283 | } |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 284 | |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 285 | /* clean up display commit/event worker threads */ |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 286 | for (i = 0; i < priv->num_crtcs; i++) { |
| 287 | if (priv->disp_thread[i].thread) { |
| 288 | kthread_flush_worker(&priv->disp_thread[i].worker); |
| 289 | kthread_stop(priv->disp_thread[i].thread); |
| 290 | priv->disp_thread[i].thread = NULL; |
| 291 | } |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 292 | |
| 293 | if (priv->event_thread[i].thread) { |
| 294 | kthread_flush_worker(&priv->event_thread[i].worker); |
| 295 | kthread_stop(priv->event_thread[i].thread); |
| 296 | priv->event_thread[i].thread = NULL; |
| 297 | } |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 298 | } |
| 299 | |
Rob Clark | 6820939 | 2016-05-17 16:19:32 -0400 | [diff] [blame] | 300 | msm_gem_shrinker_cleanup(ddev); |
| 301 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 302 | drm_kms_helper_poll_fini(ddev); |
Archit Taneja | 1aaa57f | 2016-02-25 11:19:45 +0530 | [diff] [blame] | 303 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 304 | drm_mode_config_cleanup(ddev); |
| 305 | drm_vblank_cleanup(ddev); |
| 306 | |
Lloyd Atkinson | ab3dd30 | 2017-02-13 10:44:55 -0800 | [diff] [blame] | 307 | if (priv->registered) { |
| 308 | drm_dev_unregister(ddev); |
| 309 | priv->registered = false; |
| 310 | } |
Archit Taneja | 8208ed9 | 2016-05-02 11:05:53 +0530 | [diff] [blame] | 311 | |
Archit Taneja | 1aaa57f | 2016-02-25 11:19:45 +0530 | [diff] [blame] | 312 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
| 313 | if (fbdev && priv->fbdev) |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 314 | msm_fbdev_free(ddev); |
Archit Taneja | 1aaa57f | 2016-02-25 11:19:45 +0530 | [diff] [blame] | 315 | #endif |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 316 | drm_mode_config_cleanup(ddev); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 317 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 318 | pm_runtime_get_sync(dev); |
| 319 | drm_irq_uninstall(ddev); |
| 320 | pm_runtime_put_sync(dev); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 321 | |
| 322 | flush_workqueue(priv->wq); |
| 323 | destroy_workqueue(priv->wq); |
| 324 | |
Archit Taneja | 1697608 | 2016-11-03 17:36:18 +0530 | [diff] [blame] | 325 | if (kms && kms->funcs) |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 326 | kms->funcs->destroy(kms); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 327 | |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 328 | if (gpu) { |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 329 | mutex_lock(&ddev->struct_mutex); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 330 | gpu->funcs->pm_suspend(gpu); |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 331 | mutex_unlock(&ddev->struct_mutex); |
Rob Clark | 774449e | 2015-05-15 09:19:36 -0400 | [diff] [blame] | 332 | gpu->funcs->destroy(gpu); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 333 | } |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 334 | |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 335 | if (priv->vram.paddr) { |
Krzysztof Kozlowski | 00085f1 | 2016-08-03 13:46:00 -0700 | [diff] [blame] | 336 | unsigned long attrs = DMA_ATTR_NO_KERNEL_MAPPING; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 337 | |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 338 | drm_mm_takedown(&priv->vram.mm); |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 339 | dma_free_attrs(dev, priv->vram.size, NULL, |
Krzysztof Kozlowski | 00085f1 | 2016-08-03 13:46:00 -0700 | [diff] [blame] | 340 | priv->vram.paddr, attrs); |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 341 | } |
| 342 | |
Dhaval Patel | a243084 | 2017-06-15 14:32:36 -0700 | [diff] [blame] | 343 | component_unbind_all(dev, ddev); |
| 344 | |
Lloyd Atkinson | 113aefd | 2016-10-23 13:15:18 -0400 | [diff] [blame] | 345 | sde_dbg_destroy(); |
Dhaval Patel | 6c66662 | 2017-03-21 23:02:59 -0700 | [diff] [blame] | 346 | debugfs_remove_recursive(priv->debug_root); |
Lloyd Atkinson | 5d40d31 | 2016-09-06 08:34:13 -0400 | [diff] [blame] | 347 | |
Dhaval Patel | 5398f60 | 2017-03-25 18:25:18 -0700 | [diff] [blame] | 348 | sde_power_client_destroy(&priv->phandle, priv->pclient); |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 349 | sde_power_resource_deinit(pdev, &priv->phandle); |
Rob Clark | 060530f | 2014-03-03 14:19:12 -0500 | [diff] [blame] | 350 | |
Archit Taneja | 0a6030d | 2016-05-08 21:36:28 +0530 | [diff] [blame] | 351 | msm_mdss_destroy(ddev); |
| 352 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 353 | ddev->dev_private = NULL; |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 354 | kfree(priv); |
| 355 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 356 | drm_dev_unref(ddev); |
| 357 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 358 | return 0; |
| 359 | } |
| 360 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 361 | #define KMS_MDP4 4 |
| 362 | #define KMS_MDP5 5 |
| 363 | #define KMS_SDE 3 |
Narendra Muppalla | 1b0b335 | 2015-09-29 10:16:51 -0700 | [diff] [blame] | 364 | |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 365 | static int get_mdp_ver(struct platform_device *pdev) |
| 366 | { |
Narendra Muppalla | 1b0b335 | 2015-09-29 10:16:51 -0700 | [diff] [blame] | 367 | #ifdef CONFIG_OF |
| 368 | static const struct of_device_id match_types[] = { { |
| 369 | .compatible = "qcom,mdss_mdp", |
| 370 | .data = (void *)KMS_MDP5, |
| 371 | }, |
| 372 | { |
| 373 | .compatible = "qcom,sde-kms", |
| 374 | .data = (void *)KMS_SDE, |
Alan Kwong | 4023ceb | 2017-04-21 06:20:17 -0700 | [diff] [blame] | 375 | }, |
| 376 | {} }; |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 377 | struct device *dev = &pdev->dev; |
Narendra Muppalla | 1b0b335 | 2015-09-29 10:16:51 -0700 | [diff] [blame] | 378 | const struct of_device_id *match; |
Archit Taneja | e9fbdaf | 2015-11-18 12:15:14 +0530 | [diff] [blame] | 379 | |
Narendra Muppalla | 1b0b335 | 2015-09-29 10:16:51 -0700 | [diff] [blame] | 380 | match = of_match_node(match_types, dev->of_node); |
| 381 | if (match) |
| 382 | return (int)(unsigned long)match->data; |
| 383 | #endif |
| 384 | return KMS_MDP4; |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 385 | } |
| 386 | |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 387 | static int msm_init_vram(struct drm_device *dev) |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 388 | { |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 389 | struct msm_drm_private *priv = dev->dev_private; |
Archit Taneja | e9fbdaf | 2015-11-18 12:15:14 +0530 | [diff] [blame] | 390 | struct device_node *node; |
Rob Clark | 072f1f9 | 2015-03-03 15:04:25 -0500 | [diff] [blame] | 391 | unsigned long size = 0; |
| 392 | int ret = 0; |
| 393 | |
Rob Clark | 072f1f9 | 2015-03-03 15:04:25 -0500 | [diff] [blame] | 394 | /* In the device-tree world, we could have a 'memory-region' |
| 395 | * phandle, which gives us a link to our "vram". Allocating |
| 396 | * is all nicely abstracted behind the dma api, but we need |
| 397 | * to know the entire size to allocate it all in one go. There |
| 398 | * are two cases: |
| 399 | * 1) device with no IOMMU, in which case we need exclusive |
| 400 | * access to a VRAM carveout big enough for all gpu |
| 401 | * buffers |
| 402 | * 2) device with IOMMU, but where the bootloader puts up |
| 403 | * a splash screen. In this case, the VRAM carveout |
| 404 | * need only be large enough for fbdev fb. But we need |
| 405 | * exclusive access to the buffer to avoid the kernel |
| 406 | * using those pages for other purposes (which appears |
| 407 | * as corruption on screen before we have a chance to |
| 408 | * load and do initial modeset) |
| 409 | */ |
Rob Clark | 072f1f9 | 2015-03-03 15:04:25 -0500 | [diff] [blame] | 410 | |
| 411 | node = of_parse_phandle(dev->dev->of_node, "memory-region", 0); |
| 412 | if (node) { |
| 413 | struct resource r; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 414 | |
Rob Clark | 072f1f9 | 2015-03-03 15:04:25 -0500 | [diff] [blame] | 415 | ret = of_address_to_resource(node, 0, &r); |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 416 | |
Peter Chen | 2ca41c17 | 2016-07-04 16:49:50 +0800 | [diff] [blame] | 417 | of_node_put(node); |
Rob Clark | 072f1f9 | 2015-03-03 15:04:25 -0500 | [diff] [blame] | 418 | if (ret) |
| 419 | return ret; |
| 420 | size = r.end - r.start; |
Thierry Reding | fc99f97 | 2015-04-09 16:39:51 +0200 | [diff] [blame] | 421 | DRM_INFO("using VRAM carveout: %lx@%pa\n", size, &r.start); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 422 | |
Archit Taneja | e9fbdaf | 2015-11-18 12:15:14 +0530 | [diff] [blame] | 423 | /* if we have no IOMMU, then we need to use carveout allocator. |
| 424 | * Grab the entire CMA chunk carved out in early startup in |
| 425 | * mach-msm: |
| 426 | */ |
| 427 | } else if (!iommu_present(&platform_bus_type)) { |
Rob Clark | 072f1f9 | 2015-03-03 15:04:25 -0500 | [diff] [blame] | 428 | DRM_INFO("using %s VRAM carveout\n", vram); |
| 429 | size = memparse(vram, NULL); |
| 430 | } |
| 431 | |
| 432 | if (size) { |
Krzysztof Kozlowski | 00085f1 | 2016-08-03 13:46:00 -0700 | [diff] [blame] | 433 | unsigned long attrs = 0; |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 434 | void *p; |
| 435 | |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 436 | priv->vram.size = size; |
| 437 | |
| 438 | drm_mm_init(&priv->vram.mm, 0, (size >> PAGE_SHIFT) - 1); |
| 439 | |
Krzysztof Kozlowski | 00085f1 | 2016-08-03 13:46:00 -0700 | [diff] [blame] | 440 | attrs |= DMA_ATTR_NO_KERNEL_MAPPING; |
| 441 | attrs |= DMA_ATTR_WRITE_COMBINE; |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 442 | |
| 443 | /* note that for no-kernel-mapping, the vaddr returned |
| 444 | * is bogus, but non-null if allocation succeeded: |
| 445 | */ |
| 446 | p = dma_alloc_attrs(dev->dev, size, |
Krzysztof Kozlowski | 00085f1 | 2016-08-03 13:46:00 -0700 | [diff] [blame] | 447 | &priv->vram.paddr, GFP_KERNEL, attrs); |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 448 | if (!p) { |
| 449 | dev_err(dev->dev, "failed to allocate VRAM\n"); |
| 450 | priv->vram.paddr = 0; |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 451 | return -ENOMEM; |
Rob Clark | 871d812 | 2013-11-16 12:56:06 -0500 | [diff] [blame] | 452 | } |
| 453 | |
| 454 | dev_info(dev->dev, "VRAM: %08x->%08x\n", |
| 455 | (uint32_t)priv->vram.paddr, |
| 456 | (uint32_t)(priv->vram.paddr + size)); |
| 457 | } |
| 458 | |
Rob Clark | 072f1f9 | 2015-03-03 15:04:25 -0500 | [diff] [blame] | 459 | return ret; |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 460 | } |
| 461 | |
Dhaval Patel | 3949f03 | 2016-06-20 16:24:33 -0700 | [diff] [blame] | 462 | #ifdef CONFIG_OF |
| 463 | static int msm_component_bind_all(struct device *dev, |
| 464 | struct drm_device *drm_dev) |
| 465 | { |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 466 | int ret; |
| 467 | |
| 468 | ret = component_bind_all(dev, drm_dev); |
| 469 | if (ret) |
| 470 | DRM_ERROR("component_bind_all failed: %d\n", ret); |
| 471 | |
| 472 | return ret; |
Dhaval Patel | 3949f03 | 2016-06-20 16:24:33 -0700 | [diff] [blame] | 473 | } |
| 474 | #else |
| 475 | static int msm_component_bind_all(struct device *dev, |
| 476 | struct drm_device *drm_dev) |
| 477 | { |
| 478 | return 0; |
| 479 | } |
| 480 | #endif |
| 481 | |
Lloyd Atkinson | 113aefd | 2016-10-23 13:15:18 -0400 | [diff] [blame] | 482 | static int msm_power_enable_wrapper(void *handle, void *client, bool enable) |
| 483 | { |
| 484 | return sde_power_resource_enable(handle, client, enable); |
| 485 | } |
| 486 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 487 | static int msm_drm_init(struct device *dev, struct drm_driver *drv) |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 488 | { |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 489 | struct platform_device *pdev = to_platform_device(dev); |
| 490 | struct drm_device *ddev; |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 491 | struct msm_drm_private *priv; |
| 492 | struct msm_kms *kms; |
Lloyd Atkinson | 113aefd | 2016-10-23 13:15:18 -0400 | [diff] [blame] | 493 | struct sde_dbg_power_ctrl dbg_power_ctrl = { 0 }; |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 494 | int ret, i; |
Dhaval Patel | 824bbc2 | 2017-06-29 12:26:03 -0700 | [diff] [blame] | 495 | struct sched_param param; |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 496 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 497 | ddev = drm_dev_alloc(drv, dev); |
| 498 | if (!ddev) { |
| 499 | dev_err(dev, "failed to allocate drm_device\n"); |
| 500 | return -ENOMEM; |
| 501 | } |
| 502 | |
| 503 | drm_mode_config_init(ddev); |
| 504 | platform_set_drvdata(pdev, ddev); |
| 505 | ddev->platformdev = pdev; |
| 506 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 507 | priv = kzalloc(sizeof(*priv), GFP_KERNEL); |
| 508 | if (!priv) { |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 509 | ret = -ENOMEM; |
| 510 | goto priv_alloc_fail; |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 511 | } |
| 512 | |
| 513 | ddev->dev_private = priv; |
Rob Clark | 6820939 | 2016-05-17 16:19:32 -0400 | [diff] [blame] | 514 | priv->dev = ddev; |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 515 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 516 | ret = msm_mdss_init(ddev); |
| 517 | if (ret) |
| 518 | goto mdss_init_fail; |
| 519 | |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 520 | priv->wq = alloc_ordered_workqueue("msm_drm", 0); |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 521 | init_waitqueue_head(&priv->pending_crtcs_event); |
| 522 | |
| 523 | INIT_LIST_HEAD(&priv->client_event_list); |
| 524 | INIT_LIST_HEAD(&priv->inactive_list); |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 525 | INIT_LIST_HEAD(&priv->vblank_ctrl.event_list); |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 526 | kthread_init_work(&priv->vblank_ctrl.work, vblank_ctrl_worker); |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 527 | spin_lock_init(&priv->vblank_ctrl.lock); |
| 528 | |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 529 | ret = sde_power_resource_init(pdev, &priv->phandle); |
| 530 | if (ret) { |
| 531 | pr_err("sde power resource init failed\n"); |
Dhaval Patel | 5398f60 | 2017-03-25 18:25:18 -0700 | [diff] [blame] | 532 | goto power_init_fail; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 533 | } |
Rob Clark | 5bf9c0b | 2015-03-03 15:04:24 -0500 | [diff] [blame] | 534 | |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 535 | priv->pclient = sde_power_client_create(&priv->phandle, "sde"); |
| 536 | if (IS_ERR_OR_NULL(priv->pclient)) { |
| 537 | pr_err("sde power client create failed\n"); |
| 538 | ret = -EINVAL; |
Dhaval Patel | 5398f60 | 2017-03-25 18:25:18 -0700 | [diff] [blame] | 539 | goto power_client_fail; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 540 | } |
Rob Clark | 060530f | 2014-03-03 14:19:12 -0500 | [diff] [blame] | 541 | |
Dhaval Patel | a243084 | 2017-06-15 14:32:36 -0700 | [diff] [blame] | 542 | dbg_power_ctrl.handle = &priv->phandle; |
| 543 | dbg_power_ctrl.client = priv->pclient; |
| 544 | dbg_power_ctrl.enable_fn = msm_power_enable_wrapper; |
| 545 | ret = sde_dbg_init(&pdev->dev, &dbg_power_ctrl); |
| 546 | if (ret) { |
| 547 | dev_err(dev, "failed to init sde dbg: %d\n", ret); |
| 548 | goto dbg_init_fail; |
| 549 | } |
| 550 | |
Rob Clark | 060530f | 2014-03-03 14:19:12 -0500 | [diff] [blame] | 551 | /* Bind all our sub-components: */ |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 552 | ret = msm_component_bind_all(dev, ddev); |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 553 | if (ret) |
Dhaval Patel | 5398f60 | 2017-03-25 18:25:18 -0700 | [diff] [blame] | 554 | goto bind_fail; |
Rob Clark | 060530f | 2014-03-03 14:19:12 -0500 | [diff] [blame] | 555 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 556 | ret = msm_init_vram(ddev); |
Rob Clark | 13f1556 | 2015-05-07 15:20:13 -0400 | [diff] [blame] | 557 | if (ret) |
| 558 | goto fail; |
| 559 | |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 560 | switch (get_mdp_ver(pdev)) { |
Narendra Muppalla | 1b0b335 | 2015-09-29 10:16:51 -0700 | [diff] [blame] | 561 | case KMS_MDP4: |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 562 | kms = mdp4_kms_init(ddev); |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 563 | break; |
Narendra Muppalla | 1b0b335 | 2015-09-29 10:16:51 -0700 | [diff] [blame] | 564 | case KMS_MDP5: |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 565 | kms = mdp5_kms_init(ddev); |
Narendra Muppalla | 1b0b335 | 2015-09-29 10:16:51 -0700 | [diff] [blame] | 566 | break; |
| 567 | case KMS_SDE: |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 568 | kms = sde_kms_init(ddev); |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 569 | break; |
| 570 | default: |
| 571 | kms = ERR_PTR(-ENODEV); |
| 572 | break; |
| 573 | } |
| 574 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 575 | if (IS_ERR(kms)) { |
| 576 | /* |
| 577 | * NOTE: once we have GPU support, having no kms should not |
| 578 | * be considered fatal.. ideally we would still support gpu |
| 579 | * and (for example) use dmabuf/prime to share buffers with |
| 580 | * imx drm driver on iMX5 |
| 581 | */ |
Lloyd Atkinson | 1e2497e | 2016-09-26 17:55:48 -0400 | [diff] [blame] | 582 | priv->kms = NULL; |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 583 | dev_err(dev, "failed to load kms\n"); |
Thomas Meyer | e4826a9 | 2013-09-16 23:19:54 +0200 | [diff] [blame] | 584 | ret = PTR_ERR(kms); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 585 | goto fail; |
| 586 | } |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 587 | priv->kms = kms; |
| 588 | pm_runtime_enable(dev); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 589 | |
Alan Kwong | 2994628 | 2017-02-01 21:55:56 -0800 | [diff] [blame] | 590 | if (kms) { |
| 591 | ret = kms->funcs->hw_init(kms); |
| 592 | if (ret) { |
| 593 | dev_err(dev, "kms hw init failed: %d\n", ret); |
| 594 | goto fail; |
| 595 | } |
| 596 | } |
| 597 | ddev->mode_config.funcs = &mode_config_funcs; |
| 598 | |
Dhaval Patel | 824bbc2 | 2017-06-29 12:26:03 -0700 | [diff] [blame] | 599 | /** |
| 600 | * this priority was found during empiric testing to have appropriate |
| 601 | * realtime scheduling to process display updates and interact with |
| 602 | * other real time and normal priority task |
| 603 | */ |
| 604 | param.sched_priority = 16; |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 605 | for (i = 0; i < priv->num_crtcs; i++) { |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 606 | |
| 607 | /* initialize display thread */ |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 608 | priv->disp_thread[i].crtc_id = priv->crtcs[i]->base.id; |
| 609 | kthread_init_worker(&priv->disp_thread[i].worker); |
| 610 | priv->disp_thread[i].dev = ddev; |
| 611 | priv->disp_thread[i].thread = |
| 612 | kthread_run(kthread_worker_fn, |
| 613 | &priv->disp_thread[i].worker, |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 614 | "crtc_commit:%d", priv->disp_thread[i].crtc_id); |
Dhaval Patel | 824bbc2 | 2017-06-29 12:26:03 -0700 | [diff] [blame] | 615 | ret = sched_setscheduler(priv->disp_thread[i].thread, |
| 616 | SCHED_FIFO, ¶m); |
| 617 | if (ret) |
| 618 | pr_warn("display thread priority update failed: %d\n", |
| 619 | ret); |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 620 | |
| 621 | if (IS_ERR(priv->disp_thread[i].thread)) { |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 622 | dev_err(dev, "failed to create crtc_commit kthread\n"); |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 623 | priv->disp_thread[i].thread = NULL; |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 624 | } |
| 625 | |
| 626 | /* initialize event thread */ |
| 627 | priv->event_thread[i].crtc_id = priv->crtcs[i]->base.id; |
| 628 | kthread_init_worker(&priv->event_thread[i].worker); |
| 629 | priv->event_thread[i].dev = ddev; |
| 630 | priv->event_thread[i].thread = |
| 631 | kthread_run(kthread_worker_fn, |
| 632 | &priv->event_thread[i].worker, |
| 633 | "crtc_event:%d", priv->event_thread[i].crtc_id); |
Dhaval Patel | 824bbc2 | 2017-06-29 12:26:03 -0700 | [diff] [blame] | 634 | /** |
| 635 | * event thread should also run at same priority as disp_thread |
| 636 | * because it is handling frame_done events. A lower priority |
| 637 | * event thread and higher priority disp_thread can causes |
| 638 | * frame_pending counters beyond 2. This can lead to commit |
| 639 | * failure at crtc commit level. |
| 640 | */ |
| 641 | ret = sched_setscheduler(priv->event_thread[i].thread, |
| 642 | SCHED_FIFO, ¶m); |
| 643 | if (ret) |
| 644 | pr_warn("display event thread priority update failed: %d\n", |
| 645 | ret); |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 646 | |
| 647 | if (IS_ERR(priv->event_thread[i].thread)) { |
| 648 | dev_err(dev, "failed to create crtc_event kthread\n"); |
| 649 | priv->event_thread[i].thread = NULL; |
| 650 | } |
| 651 | |
| 652 | if ((!priv->disp_thread[i].thread) || |
| 653 | !priv->event_thread[i].thread) { |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 654 | /* clean up previously created threads if any */ |
Veera Sundaram Sankaran | 10ea2bd | 2017-06-14 14:10:57 -0700 | [diff] [blame] | 655 | for ( ; i >= 0; i--) { |
| 656 | if (priv->disp_thread[i].thread) { |
| 657 | kthread_stop( |
| 658 | priv->disp_thread[i].thread); |
| 659 | priv->disp_thread[i].thread = NULL; |
| 660 | } |
| 661 | |
| 662 | if (priv->event_thread[i].thread) { |
| 663 | kthread_stop( |
| 664 | priv->event_thread[i].thread); |
| 665 | priv->event_thread[i].thread = NULL; |
| 666 | } |
Sandeep Panda | f48c46a | 2016-10-24 09:48:50 +0530 | [diff] [blame] | 667 | } |
| 668 | goto fail; |
| 669 | } |
| 670 | } |
| 671 | |
Raviteja Tamatam | 1345f2e | 2018-02-08 16:15:51 +0530 | [diff] [blame] | 672 | /** |
| 673 | * Since pp interrupt is heavy weight, try to queue the work |
| 674 | * into a dedicated worker thread, so that they dont interrupt |
| 675 | * other important events. |
| 676 | */ |
| 677 | kthread_init_worker(&priv->pp_event_worker); |
| 678 | priv->pp_event_thread = kthread_run(kthread_worker_fn, |
| 679 | &priv->pp_event_worker, "pp_event"); |
| 680 | |
| 681 | ret = sched_setscheduler(priv->pp_event_thread, |
| 682 | SCHED_FIFO, ¶m); |
| 683 | if (ret) |
| 684 | pr_warn("pp_event thread priority update failed: %d\n", |
| 685 | ret); |
| 686 | |
| 687 | if (IS_ERR(priv->pp_event_thread)) { |
| 688 | dev_err(dev, "failed to create pp_event kthread\n"); |
| 689 | priv->pp_event_thread = NULL; |
| 690 | goto fail; |
| 691 | } |
| 692 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 693 | ret = drm_vblank_init(ddev, priv->num_crtcs); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 694 | if (ret < 0) { |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 695 | dev_err(dev, "failed to initialize vblank\n"); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 696 | goto fail; |
| 697 | } |
| 698 | |
Archit Taneja | a2b3a55 | 2016-05-18 15:06:03 +0530 | [diff] [blame] | 699 | if (kms) { |
| 700 | pm_runtime_get_sync(dev); |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 701 | ret = drm_irq_install(ddev, platform_get_irq(pdev, 0)); |
Archit Taneja | a2b3a55 | 2016-05-18 15:06:03 +0530 | [diff] [blame] | 702 | pm_runtime_put_sync(dev); |
| 703 | if (ret < 0) { |
| 704 | dev_err(dev, "failed to install IRQ handler\n"); |
| 705 | goto fail; |
| 706 | } |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 707 | } |
| 708 | |
Lloyd Atkinson | ab3dd30 | 2017-02-13 10:44:55 -0800 | [diff] [blame] | 709 | ret = drm_dev_register(ddev, 0); |
| 710 | if (ret) |
| 711 | goto fail; |
| 712 | priv->registered = true; |
Rob Clark | a7d3c95 | 2014-05-30 14:47:38 -0400 | [diff] [blame] | 713 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 714 | drm_mode_config_reset(ddev); |
| 715 | |
Chandan Uddaraju | c5c9201 | 2017-10-30 13:05:28 -0700 | [diff] [blame] | 716 | if (kms && kms->funcs && kms->funcs->cont_splash_config) { |
| 717 | ret = kms->funcs->cont_splash_config(kms); |
| 718 | if (ret) { |
| 719 | dev_err(dev, "kms cont_splash config failed.\n"); |
| 720 | goto fail; |
| 721 | } |
| 722 | } |
| 723 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 724 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
| 725 | if (fbdev) |
| 726 | priv->fbdev = msm_fbdev_init(ddev); |
| 727 | #endif |
| 728 | |
| 729 | ret = msm_debugfs_late_init(ddev); |
| 730 | if (ret) |
| 731 | goto fail; |
| 732 | |
Dhaval Patel | 6c66662 | 2017-03-21 23:02:59 -0700 | [diff] [blame] | 733 | priv->debug_root = debugfs_create_dir("debug", |
| 734 | ddev->primary->debugfs_root); |
| 735 | if (IS_ERR_OR_NULL(priv->debug_root)) { |
| 736 | pr_err("debugfs_root create_dir fail, error %ld\n", |
| 737 | PTR_ERR(priv->debug_root)); |
| 738 | priv->debug_root = NULL; |
| 739 | goto fail; |
| 740 | } |
| 741 | |
| 742 | ret = sde_dbg_debugfs_register(priv->debug_root); |
Lloyd Atkinson | b020e0f | 2017-03-14 08:05:18 -0700 | [diff] [blame] | 743 | if (ret) { |
| 744 | dev_err(dev, "failed to reg sde dbg debugfs: %d\n", ret); |
| 745 | goto fail; |
| 746 | } |
| 747 | |
Alan Kwong | 5a3ac75 | 2016-10-16 01:02:35 -0400 | [diff] [blame] | 748 | /* perform subdriver post initialization */ |
| 749 | if (kms && kms->funcs && kms->funcs->postinit) { |
| 750 | ret = kms->funcs->postinit(kms); |
| 751 | if (ret) { |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 752 | pr_err("kms post init failed: %d\n", ret); |
Alan Kwong | 5a3ac75 | 2016-10-16 01:02:35 -0400 | [diff] [blame] | 753 | goto fail; |
| 754 | } |
| 755 | } |
| 756 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 757 | drm_kms_helper_poll_init(ddev); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 758 | |
| 759 | return 0; |
| 760 | |
| 761 | fail: |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 762 | msm_drm_uninit(dev); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 763 | return ret; |
Dhaval Patel | 5398f60 | 2017-03-25 18:25:18 -0700 | [diff] [blame] | 764 | bind_fail: |
Dhaval Patel | a243084 | 2017-06-15 14:32:36 -0700 | [diff] [blame] | 765 | sde_dbg_destroy(); |
| 766 | dbg_init_fail: |
Dhaval Patel | 5398f60 | 2017-03-25 18:25:18 -0700 | [diff] [blame] | 767 | sde_power_client_destroy(&priv->phandle, priv->pclient); |
| 768 | power_client_fail: |
| 769 | sde_power_resource_deinit(pdev, &priv->phandle); |
| 770 | power_init_fail: |
| 771 | msm_mdss_destroy(ddev); |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 772 | mdss_init_fail: |
| 773 | kfree(priv); |
| 774 | priv_alloc_fail: |
| 775 | drm_dev_unref(ddev); |
| 776 | return ret; |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 777 | } |
| 778 | |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 779 | /* |
| 780 | * DRM operations: |
| 781 | */ |
| 782 | |
Stephane Viau | 32f13f6 | 2015-04-29 15:57:29 -0400 | [diff] [blame] | 783 | #ifdef CONFIG_QCOM_KGSL |
| 784 | static void load_gpu(struct drm_device *dev) |
| 785 | { |
| 786 | } |
| 787 | #else |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 788 | static void load_gpu(struct drm_device *dev) |
| 789 | { |
Rob Clark | a1ad352 | 2014-07-11 11:59:22 -0400 | [diff] [blame] | 790 | static DEFINE_MUTEX(init_lock); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 791 | struct msm_drm_private *priv = dev->dev_private; |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 792 | |
Rob Clark | a1ad352 | 2014-07-11 11:59:22 -0400 | [diff] [blame] | 793 | mutex_lock(&init_lock); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 794 | |
Rob Clark | e2550b7 | 2014-09-05 13:30:27 -0400 | [diff] [blame] | 795 | if (!priv->gpu) |
| 796 | priv->gpu = adreno_load_gpu(dev); |
Rob Clark | a1ad352 | 2014-07-11 11:59:22 -0400 | [diff] [blame] | 797 | |
Rob Clark | a1ad352 | 2014-07-11 11:59:22 -0400 | [diff] [blame] | 798 | mutex_unlock(&init_lock); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 799 | } |
Stephane Viau | 32f13f6 | 2015-04-29 15:57:29 -0400 | [diff] [blame] | 800 | #endif |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 801 | |
| 802 | static int msm_open(struct drm_device *dev, struct drm_file *file) |
| 803 | { |
| 804 | struct msm_file_private *ctx; |
| 805 | |
| 806 | /* For now, load gpu on open.. to avoid the requirement of having |
| 807 | * firmware in the initrd. |
| 808 | */ |
| 809 | load_gpu(dev); |
| 810 | |
| 811 | ctx = kzalloc(sizeof(*ctx), GFP_KERNEL); |
| 812 | if (!ctx) |
| 813 | return -ENOMEM; |
| 814 | |
| 815 | file->driver_priv = ctx; |
| 816 | |
Clarence Ip | 0e19a5d | 2016-08-10 16:36:50 -0400 | [diff] [blame] | 817 | if (dev && dev->dev_private) { |
| 818 | struct msm_drm_private *priv = dev->dev_private; |
| 819 | struct msm_kms *kms; |
| 820 | |
| 821 | kms = priv->kms; |
| 822 | if (kms && kms->funcs && kms->funcs->postopen) |
| 823 | kms->funcs->postopen(kms, file); |
| 824 | } |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 825 | return 0; |
| 826 | } |
| 827 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 828 | static void msm_preclose(struct drm_device *dev, struct drm_file *file) |
| 829 | { |
| 830 | struct msm_drm_private *priv = dev->dev_private; |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 831 | struct msm_kms *kms = priv->kms; |
| 832 | |
| 833 | if (kms && kms->funcs && kms->funcs->preclose) |
| 834 | kms->funcs->preclose(kms, file); |
| 835 | } |
| 836 | |
| 837 | static void msm_postclose(struct drm_device *dev, struct drm_file *file) |
| 838 | { |
| 839 | struct msm_drm_private *priv = dev->dev_private; |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 840 | struct msm_file_private *ctx = file->driver_priv; |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 841 | struct msm_kms *kms = priv->kms; |
| 842 | |
| 843 | if (kms && kms->funcs && kms->funcs->postclose) |
| 844 | kms->funcs->postclose(kms, file); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 845 | |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 846 | mutex_lock(&dev->struct_mutex); |
| 847 | if (ctx == priv->lastctx) |
| 848 | priv->lastctx = NULL; |
| 849 | mutex_unlock(&dev->struct_mutex); |
| 850 | |
| 851 | kfree(ctx); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 852 | } |
| 853 | |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 854 | static int msm_disable_all_modes_commit( |
| 855 | struct drm_device *dev, |
| 856 | struct drm_atomic_state *state) |
| 857 | { |
| 858 | struct drm_plane *plane; |
| 859 | struct drm_crtc *crtc; |
| 860 | unsigned int plane_mask; |
| 861 | int ret; |
| 862 | |
| 863 | plane_mask = 0; |
| 864 | drm_for_each_plane(plane, dev) { |
| 865 | struct drm_plane_state *plane_state; |
| 866 | |
| 867 | plane_state = drm_atomic_get_plane_state(state, plane); |
| 868 | if (IS_ERR(plane_state)) { |
| 869 | ret = PTR_ERR(plane_state); |
| 870 | goto fail; |
| 871 | } |
| 872 | |
Alan Kwong | 76c9d18 | 2016-12-14 14:39:17 -0800 | [diff] [blame] | 873 | plane_state->rotation = 0; |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 874 | |
| 875 | plane->old_fb = plane->fb; |
| 876 | plane_mask |= 1 << drm_plane_index(plane); |
| 877 | |
| 878 | /* disable non-primary: */ |
| 879 | if (plane->type == DRM_PLANE_TYPE_PRIMARY) |
| 880 | continue; |
| 881 | |
| 882 | DRM_DEBUG("disabling plane %d\n", plane->base.id); |
| 883 | |
| 884 | ret = __drm_atomic_helper_disable_plane(plane, plane_state); |
| 885 | if (ret != 0) |
| 886 | DRM_ERROR("error %d disabling plane %d\n", ret, |
| 887 | plane->base.id); |
| 888 | } |
| 889 | |
| 890 | drm_for_each_crtc(crtc, dev) { |
| 891 | struct drm_mode_set mode_set; |
| 892 | |
| 893 | memset(&mode_set, 0, sizeof(struct drm_mode_set)); |
| 894 | mode_set.crtc = crtc; |
| 895 | |
| 896 | DRM_DEBUG("disabling crtc %d\n", crtc->base.id); |
| 897 | |
| 898 | ret = __drm_atomic_helper_set_config(&mode_set, state); |
| 899 | if (ret != 0) |
| 900 | DRM_ERROR("error %d disabling crtc %d\n", ret, |
| 901 | crtc->base.id); |
| 902 | } |
| 903 | |
| 904 | DRM_DEBUG("committing disables\n"); |
| 905 | ret = drm_atomic_commit(state); |
| 906 | |
| 907 | fail: |
| 908 | drm_atomic_clean_old_fb(dev, plane_mask, ret); |
| 909 | DRM_DEBUG("disables result %d\n", ret); |
| 910 | return ret; |
| 911 | } |
| 912 | |
| 913 | /** |
| 914 | * msm_clear_all_modes - disables all planes and crtcs via an atomic commit |
| 915 | * based on restore_fbdev_mode_atomic in drm_fb_helper.c |
| 916 | * @dev: device pointer |
| 917 | * @Return: 0 on success, otherwise -error |
| 918 | */ |
| 919 | static int msm_disable_all_modes(struct drm_device *dev) |
| 920 | { |
| 921 | struct drm_atomic_state *state; |
| 922 | int ret, i; |
| 923 | |
| 924 | state = drm_atomic_state_alloc(dev); |
| 925 | if (!state) |
| 926 | return -ENOMEM; |
| 927 | |
| 928 | state->acquire_ctx = dev->mode_config.acquire_ctx; |
| 929 | |
| 930 | for (i = 0; i < TEARDOWN_DEADLOCK_RETRY_MAX; i++) { |
| 931 | ret = msm_disable_all_modes_commit(dev, state); |
| 932 | if (ret != -EDEADLK) |
| 933 | break; |
| 934 | drm_atomic_state_clear(state); |
| 935 | drm_atomic_legacy_backoff(state); |
| 936 | } |
| 937 | |
| 938 | /* on successful atomic commit state ownership transfers to framework */ |
| 939 | if (ret != 0) |
| 940 | drm_atomic_state_free(state); |
| 941 | |
| 942 | return ret; |
| 943 | } |
| 944 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 945 | static void msm_lastclose(struct drm_device *dev) |
| 946 | { |
| 947 | struct msm_drm_private *priv = dev->dev_private; |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 948 | struct msm_kms *kms = priv->kms; |
Alan Kwong | 5a3ac75 | 2016-10-16 01:02:35 -0400 | [diff] [blame] | 949 | int i; |
| 950 | |
Kalyan Thota | 2f0444a | 2018-04-20 17:50:33 +0530 | [diff] [blame] | 951 | /* check for splash status before triggering cleanup |
| 952 | * if we end up here with splash status ON i.e before first |
| 953 | * commit then ignore the last close call |
| 954 | */ |
| 955 | if (kms && kms->funcs && kms->funcs->check_for_splash |
| 956 | && kms->funcs->check_for_splash(kms)) |
| 957 | return; |
| 958 | |
Alan Kwong | 5a3ac75 | 2016-10-16 01:02:35 -0400 | [diff] [blame] | 959 | /* |
| 960 | * clean up vblank disable immediately as this is the last close. |
| 961 | */ |
| 962 | for (i = 0; i < dev->num_crtcs; i++) { |
| 963 | struct drm_vblank_crtc *vblank = &dev->vblank[i]; |
| 964 | struct timer_list *disable_timer = &vblank->disable_timer; |
| 965 | |
| 966 | if (del_timer_sync(disable_timer)) |
| 967 | disable_timer->function(disable_timer->data); |
| 968 | } |
| 969 | |
| 970 | /* wait for pending vblank requests to be executed by worker thread */ |
| 971 | flush_workqueue(priv->wq); |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 972 | |
| 973 | if (priv->fbdev) { |
Rob Clark | 5ea1f75 | 2014-05-30 12:29:48 -0400 | [diff] [blame] | 974 | drm_fb_helper_restore_fbdev_mode_unlocked(priv->fbdev); |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 975 | } else { |
| 976 | drm_modeset_lock_all(dev); |
| 977 | msm_disable_all_modes(dev); |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 978 | if (kms && kms->funcs && kms->funcs->lastclose) |
| 979 | kms->funcs->lastclose(kms); |
Lloyd Atkinson | e08229c | 2017-10-02 17:53:30 -0400 | [diff] [blame] | 980 | drm_modeset_unlock_all(dev); |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 981 | } |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 982 | } |
| 983 | |
Daniel Vetter | e9f0d76 | 2013-12-11 11:34:42 +0100 | [diff] [blame] | 984 | static irqreturn_t msm_irq(int irq, void *arg) |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 985 | { |
| 986 | struct drm_device *dev = arg; |
| 987 | struct msm_drm_private *priv = dev->dev_private; |
| 988 | struct msm_kms *kms = priv->kms; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 989 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 990 | BUG_ON(!kms); |
| 991 | return kms->funcs->irq(kms); |
| 992 | } |
| 993 | |
| 994 | static void msm_irq_preinstall(struct drm_device *dev) |
| 995 | { |
| 996 | struct msm_drm_private *priv = dev->dev_private; |
| 997 | struct msm_kms *kms = priv->kms; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 998 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 999 | BUG_ON(!kms); |
| 1000 | kms->funcs->irq_preinstall(kms); |
| 1001 | } |
| 1002 | |
| 1003 | static int msm_irq_postinstall(struct drm_device *dev) |
| 1004 | { |
| 1005 | struct msm_drm_private *priv = dev->dev_private; |
| 1006 | struct msm_kms *kms = priv->kms; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 1007 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1008 | BUG_ON(!kms); |
| 1009 | return kms->funcs->irq_postinstall(kms); |
| 1010 | } |
| 1011 | |
| 1012 | static void msm_irq_uninstall(struct drm_device *dev) |
| 1013 | { |
| 1014 | struct msm_drm_private *priv = dev->dev_private; |
| 1015 | struct msm_kms *kms = priv->kms; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 1016 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1017 | BUG_ON(!kms); |
| 1018 | kms->funcs->irq_uninstall(kms); |
| 1019 | } |
| 1020 | |
Thierry Reding | 88e7271 | 2015-09-24 18:35:31 +0200 | [diff] [blame] | 1021 | static int msm_enable_vblank(struct drm_device *dev, unsigned int pipe) |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1022 | { |
| 1023 | struct msm_drm_private *priv = dev->dev_private; |
| 1024 | struct msm_kms *kms = priv->kms; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 1025 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1026 | if (!kms) |
| 1027 | return -ENXIO; |
Lakshmi Narayana Kalavala | 89b6cbe | 2018-05-11 11:28:12 -0700 | [diff] [blame] | 1028 | DBG("dev=%pK, crtc=%u", dev, pipe); |
Thierry Reding | 88e7271 | 2015-09-24 18:35:31 +0200 | [diff] [blame] | 1029 | return vblank_ctrl_queue_work(priv, pipe, true); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1030 | } |
| 1031 | |
Thierry Reding | 88e7271 | 2015-09-24 18:35:31 +0200 | [diff] [blame] | 1032 | static void msm_disable_vblank(struct drm_device *dev, unsigned int pipe) |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1033 | { |
| 1034 | struct msm_drm_private *priv = dev->dev_private; |
| 1035 | struct msm_kms *kms = priv->kms; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 1036 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1037 | if (!kms) |
| 1038 | return; |
Lakshmi Narayana Kalavala | 89b6cbe | 2018-05-11 11:28:12 -0700 | [diff] [blame] | 1039 | DBG("dev=%pK, crtc=%u", dev, pipe); |
Thierry Reding | 88e7271 | 2015-09-24 18:35:31 +0200 | [diff] [blame] | 1040 | vblank_ctrl_queue_work(priv, pipe, false); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1041 | } |
| 1042 | |
| 1043 | /* |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1044 | * DRM ioctls: |
| 1045 | */ |
| 1046 | |
| 1047 | static int msm_ioctl_get_param(struct drm_device *dev, void *data, |
| 1048 | struct drm_file *file) |
| 1049 | { |
| 1050 | struct msm_drm_private *priv = dev->dev_private; |
| 1051 | struct drm_msm_param *args = data; |
| 1052 | struct msm_gpu *gpu; |
| 1053 | |
| 1054 | /* for now, we just have 3d pipe.. eventually this would need to |
| 1055 | * be more clever to dispatch to appropriate gpu module: |
| 1056 | */ |
| 1057 | if (args->pipe != MSM_PIPE_3D0) |
| 1058 | return -EINVAL; |
| 1059 | |
| 1060 | gpu = priv->gpu; |
| 1061 | |
| 1062 | if (!gpu) |
| 1063 | return -ENXIO; |
| 1064 | |
| 1065 | return gpu->funcs->get_param(gpu, args->param, &args->value); |
| 1066 | } |
| 1067 | |
| 1068 | static int msm_ioctl_gem_new(struct drm_device *dev, void *data, |
| 1069 | struct drm_file *file) |
| 1070 | { |
| 1071 | struct drm_msm_gem_new *args = data; |
Rob Clark | 93ddb0d | 2014-03-03 09:42:33 -0500 | [diff] [blame] | 1072 | |
| 1073 | if (args->flags & ~MSM_BO_FLAGS) { |
| 1074 | DRM_ERROR("invalid flags: %08x\n", args->flags); |
| 1075 | return -EINVAL; |
| 1076 | } |
| 1077 | |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1078 | return msm_gem_new_handle(dev, file, args->size, |
| 1079 | args->flags, &args->handle); |
| 1080 | } |
| 1081 | |
Rob Clark | 56c2da8 | 2015-05-11 11:50:03 -0400 | [diff] [blame] | 1082 | static inline ktime_t to_ktime(struct drm_msm_timespec timeout) |
| 1083 | { |
| 1084 | return ktime_set(timeout.tv_sec, timeout.tv_nsec); |
| 1085 | } |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1086 | |
| 1087 | static int msm_ioctl_gem_cpu_prep(struct drm_device *dev, void *data, |
| 1088 | struct drm_file *file) |
| 1089 | { |
| 1090 | struct drm_msm_gem_cpu_prep *args = data; |
| 1091 | struct drm_gem_object *obj; |
Rob Clark | 56c2da8 | 2015-05-11 11:50:03 -0400 | [diff] [blame] | 1092 | ktime_t timeout = to_ktime(args->timeout); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1093 | int ret; |
| 1094 | |
Rob Clark | 93ddb0d | 2014-03-03 09:42:33 -0500 | [diff] [blame] | 1095 | if (args->op & ~MSM_PREP_FLAGS) { |
| 1096 | DRM_ERROR("invalid op: %08x\n", args->op); |
| 1097 | return -EINVAL; |
| 1098 | } |
| 1099 | |
Chris Wilson | a8ad0bd | 2016-05-09 11:04:54 +0100 | [diff] [blame] | 1100 | obj = drm_gem_object_lookup(file, args->handle); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1101 | if (!obj) |
| 1102 | return -ENOENT; |
| 1103 | |
Rob Clark | 56c2da8 | 2015-05-11 11:50:03 -0400 | [diff] [blame] | 1104 | ret = msm_gem_cpu_prep(obj, args->op, &timeout); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1105 | |
| 1106 | drm_gem_object_unreference_unlocked(obj); |
| 1107 | |
| 1108 | return ret; |
| 1109 | } |
| 1110 | |
| 1111 | static int msm_ioctl_gem_cpu_fini(struct drm_device *dev, void *data, |
| 1112 | struct drm_file *file) |
| 1113 | { |
| 1114 | struct drm_msm_gem_cpu_fini *args = data; |
| 1115 | struct drm_gem_object *obj; |
| 1116 | int ret; |
| 1117 | |
Chris Wilson | a8ad0bd | 2016-05-09 11:04:54 +0100 | [diff] [blame] | 1118 | obj = drm_gem_object_lookup(file, args->handle); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1119 | if (!obj) |
| 1120 | return -ENOENT; |
| 1121 | |
| 1122 | ret = msm_gem_cpu_fini(obj); |
| 1123 | |
| 1124 | drm_gem_object_unreference_unlocked(obj); |
| 1125 | |
| 1126 | return ret; |
| 1127 | } |
| 1128 | |
| 1129 | static int msm_ioctl_gem_info(struct drm_device *dev, void *data, |
| 1130 | struct drm_file *file) |
| 1131 | { |
| 1132 | struct drm_msm_gem_info *args = data; |
| 1133 | struct drm_gem_object *obj; |
| 1134 | int ret = 0; |
| 1135 | |
| 1136 | if (args->pad) |
| 1137 | return -EINVAL; |
| 1138 | |
Chris Wilson | a8ad0bd | 2016-05-09 11:04:54 +0100 | [diff] [blame] | 1139 | obj = drm_gem_object_lookup(file, args->handle); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1140 | if (!obj) |
| 1141 | return -ENOENT; |
| 1142 | |
| 1143 | args->offset = msm_gem_mmap_offset(obj); |
| 1144 | |
| 1145 | drm_gem_object_unreference_unlocked(obj); |
| 1146 | |
| 1147 | return ret; |
| 1148 | } |
| 1149 | |
| 1150 | static int msm_ioctl_wait_fence(struct drm_device *dev, void *data, |
| 1151 | struct drm_file *file) |
| 1152 | { |
Rob Clark | ca762a8 | 2016-03-15 17:22:13 -0400 | [diff] [blame] | 1153 | struct msm_drm_private *priv = dev->dev_private; |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1154 | struct drm_msm_wait_fence *args = data; |
Rob Clark | 56c2da8 | 2015-05-11 11:50:03 -0400 | [diff] [blame] | 1155 | ktime_t timeout = to_ktime(args->timeout); |
Rob Clark | 93ddb0d | 2014-03-03 09:42:33 -0500 | [diff] [blame] | 1156 | |
| 1157 | if (args->pad) { |
| 1158 | DRM_ERROR("invalid pad: %08x\n", args->pad); |
| 1159 | return -EINVAL; |
| 1160 | } |
| 1161 | |
Rob Clark | ca762a8 | 2016-03-15 17:22:13 -0400 | [diff] [blame] | 1162 | if (!priv->gpu) |
| 1163 | return 0; |
| 1164 | |
| 1165 | return msm_wait_fence(priv->gpu->fctx, args->fence, &timeout, true); |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1166 | } |
| 1167 | |
Rob Clark | 4cd33c4 | 2016-05-17 15:44:49 -0400 | [diff] [blame] | 1168 | static int msm_ioctl_gem_madvise(struct drm_device *dev, void *data, |
| 1169 | struct drm_file *file) |
| 1170 | { |
| 1171 | struct drm_msm_gem_madvise *args = data; |
| 1172 | struct drm_gem_object *obj; |
| 1173 | int ret; |
| 1174 | |
| 1175 | switch (args->madv) { |
| 1176 | case MSM_MADV_DONTNEED: |
| 1177 | case MSM_MADV_WILLNEED: |
| 1178 | break; |
| 1179 | default: |
| 1180 | return -EINVAL; |
| 1181 | } |
| 1182 | |
| 1183 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
| 1184 | if (ret) |
| 1185 | return ret; |
| 1186 | |
| 1187 | obj = drm_gem_object_lookup(file, args->handle); |
| 1188 | if (!obj) { |
| 1189 | ret = -ENOENT; |
| 1190 | goto unlock; |
| 1191 | } |
| 1192 | |
| 1193 | ret = msm_gem_madvise(obj, args->madv); |
| 1194 | if (ret >= 0) { |
| 1195 | args->retained = ret; |
| 1196 | ret = 0; |
| 1197 | } |
| 1198 | |
| 1199 | drm_gem_object_unreference(obj); |
| 1200 | |
| 1201 | unlock: |
| 1202 | mutex_unlock(&dev->struct_mutex); |
| 1203 | return ret; |
| 1204 | } |
| 1205 | |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1206 | static int msm_drm_object_supports_event(struct drm_device *dev, |
| 1207 | struct drm_msm_event_req *req) |
| 1208 | { |
| 1209 | int ret = -EINVAL; |
| 1210 | struct drm_mode_object *arg_obj; |
| 1211 | |
| 1212 | arg_obj = drm_mode_object_find(dev, req->object_id, req->object_type); |
| 1213 | if (!arg_obj) |
| 1214 | return -ENOENT; |
| 1215 | |
| 1216 | switch (arg_obj->type) { |
| 1217 | case DRM_MODE_OBJECT_CRTC: |
| 1218 | case DRM_MODE_OBJECT_CONNECTOR: |
| 1219 | ret = 0; |
| 1220 | break; |
| 1221 | default: |
| 1222 | ret = -EOPNOTSUPP; |
| 1223 | break; |
| 1224 | } |
| 1225 | |
Jayant Shekhar | b2a8713 | 2017-12-13 13:42:06 +0530 | [diff] [blame] | 1226 | drm_mode_object_unreference(arg_obj); |
| 1227 | |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1228 | return ret; |
| 1229 | } |
| 1230 | |
| 1231 | static int msm_register_event(struct drm_device *dev, |
| 1232 | struct drm_msm_event_req *req, struct drm_file *file, bool en) |
| 1233 | { |
| 1234 | int ret = -EINVAL; |
| 1235 | struct msm_drm_private *priv = dev->dev_private; |
| 1236 | struct msm_kms *kms = priv->kms; |
| 1237 | struct drm_mode_object *arg_obj; |
| 1238 | |
| 1239 | arg_obj = drm_mode_object_find(dev, req->object_id, req->object_type); |
| 1240 | if (!arg_obj) |
| 1241 | return -ENOENT; |
| 1242 | |
| 1243 | ret = kms->funcs->register_events(kms, arg_obj, req->event, en); |
Jayant Shekhar | b2a8713 | 2017-12-13 13:42:06 +0530 | [diff] [blame] | 1244 | |
| 1245 | drm_mode_object_unreference(arg_obj); |
| 1246 | |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1247 | return ret; |
| 1248 | } |
| 1249 | |
| 1250 | static int msm_event_client_count(struct drm_device *dev, |
| 1251 | struct drm_msm_event_req *req_event, bool locked) |
| 1252 | { |
| 1253 | struct msm_drm_private *priv = dev->dev_private; |
| 1254 | unsigned long flag = 0; |
| 1255 | struct msm_drm_event *node; |
| 1256 | int count = 0; |
| 1257 | |
| 1258 | if (!locked) |
| 1259 | spin_lock_irqsave(&dev->event_lock, flag); |
| 1260 | list_for_each_entry(node, &priv->client_event_list, base.link) { |
| 1261 | if (node->event.type == req_event->event && |
| 1262 | node->info.object_id == req_event->object_id) |
| 1263 | count++; |
| 1264 | } |
| 1265 | if (!locked) |
| 1266 | spin_unlock_irqrestore(&dev->event_lock, flag); |
| 1267 | |
| 1268 | return count; |
| 1269 | } |
| 1270 | |
| 1271 | static int msm_ioctl_register_event(struct drm_device *dev, void *data, |
| 1272 | struct drm_file *file) |
| 1273 | { |
| 1274 | struct msm_drm_private *priv = dev->dev_private; |
| 1275 | struct drm_msm_event_req *req_event = data; |
| 1276 | struct msm_drm_event *client, *node; |
| 1277 | unsigned long flag = 0; |
| 1278 | bool dup_request = false; |
| 1279 | int ret = 0, count = 0; |
| 1280 | |
| 1281 | ret = msm_drm_object_supports_event(dev, req_event); |
| 1282 | if (ret) { |
| 1283 | DRM_ERROR("unsupported event %x object %x object id %d\n", |
| 1284 | req_event->event, req_event->object_type, |
| 1285 | req_event->object_id); |
| 1286 | return ret; |
| 1287 | } |
| 1288 | |
| 1289 | spin_lock_irqsave(&dev->event_lock, flag); |
| 1290 | list_for_each_entry(node, &priv->client_event_list, base.link) { |
| 1291 | if (node->base.file_priv != file) |
| 1292 | continue; |
| 1293 | if (node->event.type == req_event->event && |
| 1294 | node->info.object_id == req_event->object_id) { |
| 1295 | DRM_DEBUG("duplicate request for event %x obj id %d\n", |
| 1296 | node->event.type, node->info.object_id); |
| 1297 | dup_request = true; |
| 1298 | break; |
| 1299 | } |
| 1300 | } |
| 1301 | spin_unlock_irqrestore(&dev->event_lock, flag); |
| 1302 | |
| 1303 | if (dup_request) |
| 1304 | return -EALREADY; |
| 1305 | |
| 1306 | client = kzalloc(sizeof(*client), GFP_KERNEL); |
| 1307 | if (!client) |
| 1308 | return -ENOMEM; |
| 1309 | |
| 1310 | client->base.file_priv = file; |
| 1311 | client->base.pid = current->pid; |
| 1312 | client->base.event = &client->event; |
| 1313 | client->event.type = req_event->event; |
| 1314 | memcpy(&client->info, req_event, sizeof(client->info)); |
| 1315 | |
| 1316 | /* Get the count of clients that have registered for event. |
| 1317 | * Event should be enabled for first client, for subsequent enable |
| 1318 | * calls add to client list and return. |
| 1319 | */ |
| 1320 | count = msm_event_client_count(dev, req_event, false); |
| 1321 | /* Add current client to list */ |
| 1322 | spin_lock_irqsave(&dev->event_lock, flag); |
| 1323 | list_add_tail(&client->base.link, &priv->client_event_list); |
| 1324 | spin_unlock_irqrestore(&dev->event_lock, flag); |
| 1325 | |
| 1326 | if (count) |
| 1327 | return 0; |
| 1328 | |
| 1329 | ret = msm_register_event(dev, req_event, file, true); |
| 1330 | if (ret) { |
| 1331 | DRM_ERROR("failed to enable event %x object %x object id %d\n", |
| 1332 | req_event->event, req_event->object_type, |
| 1333 | req_event->object_id); |
| 1334 | spin_lock_irqsave(&dev->event_lock, flag); |
| 1335 | list_del(&client->base.link); |
| 1336 | spin_unlock_irqrestore(&dev->event_lock, flag); |
| 1337 | kfree(client); |
| 1338 | } |
| 1339 | return ret; |
| 1340 | } |
| 1341 | |
| 1342 | static int msm_ioctl_deregister_event(struct drm_device *dev, void *data, |
| 1343 | struct drm_file *file) |
| 1344 | { |
| 1345 | struct msm_drm_private *priv = dev->dev_private; |
| 1346 | struct drm_msm_event_req *req_event = data; |
| 1347 | struct msm_drm_event *client = NULL, *node, *temp; |
| 1348 | unsigned long flag = 0; |
| 1349 | int count = 0; |
| 1350 | bool found = false; |
| 1351 | int ret = 0; |
| 1352 | |
| 1353 | ret = msm_drm_object_supports_event(dev, req_event); |
| 1354 | if (ret) { |
| 1355 | DRM_ERROR("unsupported event %x object %x object id %d\n", |
| 1356 | req_event->event, req_event->object_type, |
| 1357 | req_event->object_id); |
| 1358 | return ret; |
| 1359 | } |
| 1360 | |
| 1361 | spin_lock_irqsave(&dev->event_lock, flag); |
| 1362 | list_for_each_entry_safe(node, temp, &priv->client_event_list, |
| 1363 | base.link) { |
| 1364 | if (node->event.type == req_event->event && |
| 1365 | node->info.object_id == req_event->object_id && |
| 1366 | node->base.file_priv == file) { |
| 1367 | client = node; |
| 1368 | list_del(&client->base.link); |
| 1369 | found = true; |
| 1370 | kfree(client); |
| 1371 | break; |
| 1372 | } |
| 1373 | } |
| 1374 | spin_unlock_irqrestore(&dev->event_lock, flag); |
| 1375 | |
| 1376 | if (!found) |
| 1377 | return -ENOENT; |
| 1378 | |
| 1379 | count = msm_event_client_count(dev, req_event, false); |
| 1380 | if (!count) |
| 1381 | ret = msm_register_event(dev, req_event, file, false); |
| 1382 | |
| 1383 | return ret; |
| 1384 | } |
| 1385 | |
Benjamin Chan | 34a92c7 | 2017-06-28 11:01:18 -0400 | [diff] [blame] | 1386 | void msm_mode_object_event_notify(struct drm_mode_object *obj, |
Gopikrishnaiah Anandan | 84b4f67 | 2017-04-26 10:28:51 -0700 | [diff] [blame] | 1387 | struct drm_device *dev, struct drm_event *event, u8 *payload) |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1388 | { |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1389 | struct msm_drm_private *priv = NULL; |
| 1390 | unsigned long flags; |
| 1391 | struct msm_drm_event *notify, *node; |
| 1392 | int len = 0, ret; |
| 1393 | |
Gopikrishnaiah Anandan | 84b4f67 | 2017-04-26 10:28:51 -0700 | [diff] [blame] | 1394 | if (!obj || !event || !event->length || !payload) { |
| 1395 | DRM_ERROR("err param obj %pK event %pK len %d payload %pK\n", |
| 1396 | obj, event, ((event) ? (event->length) : -1), |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1397 | payload); |
| 1398 | return; |
| 1399 | } |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1400 | priv = (dev) ? dev->dev_private : NULL; |
| 1401 | if (!dev || !priv) { |
| 1402 | DRM_ERROR("invalid dev %pK priv %pK\n", dev, priv); |
| 1403 | return; |
| 1404 | } |
| 1405 | |
| 1406 | spin_lock_irqsave(&dev->event_lock, flags); |
| 1407 | list_for_each_entry(node, &priv->client_event_list, base.link) { |
| 1408 | if (node->event.type != event->type || |
Gopikrishnaiah Anandan | 84b4f67 | 2017-04-26 10:28:51 -0700 | [diff] [blame] | 1409 | obj->id != node->info.object_id) |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1410 | continue; |
Narendra Muppalla | 5b5282a | 2017-11-03 17:24:28 -0700 | [diff] [blame] | 1411 | len = event->length + sizeof(struct msm_drm_event); |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1412 | if (node->base.file_priv->event_space < len) { |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1413 | DRM_ERROR("Insufficient space %d for event %x len %d\n", |
| 1414 | node->base.file_priv->event_space, event->type, |
| 1415 | len); |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1416 | continue; |
| 1417 | } |
| 1418 | notify = kzalloc(len, GFP_ATOMIC); |
| 1419 | if (!notify) |
| 1420 | continue; |
| 1421 | notify->base.file_priv = node->base.file_priv; |
| 1422 | notify->base.event = ¬ify->event; |
| 1423 | notify->base.pid = node->base.pid; |
| 1424 | notify->event.type = node->event.type; |
Narendra Muppalla | 5b5282a | 2017-11-03 17:24:28 -0700 | [diff] [blame] | 1425 | notify->event.length = event->length + |
| 1426 | sizeof(struct drm_msm_event_resp); |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1427 | memcpy(¬ify->info, &node->info, sizeof(notify->info)); |
| 1428 | memcpy(notify->data, payload, event->length); |
| 1429 | ret = drm_event_reserve_init_locked(dev, node->base.file_priv, |
| 1430 | ¬ify->base, ¬ify->event); |
| 1431 | if (ret) { |
| 1432 | kfree(notify); |
| 1433 | continue; |
| 1434 | } |
| 1435 | drm_send_event_locked(dev, ¬ify->base); |
| 1436 | } |
| 1437 | spin_unlock_irqrestore(&dev->event_lock, flags); |
| 1438 | } |
| 1439 | |
| 1440 | static int msm_release(struct inode *inode, struct file *filp) |
| 1441 | { |
| 1442 | struct drm_file *file_priv = filp->private_data; |
| 1443 | struct drm_minor *minor = file_priv->minor; |
| 1444 | struct drm_device *dev = minor->dev; |
| 1445 | struct msm_drm_private *priv = dev->dev_private; |
Raviteja Tamatam | bc0239f | 2018-03-28 17:08:19 +0530 | [diff] [blame] | 1446 | struct msm_drm_event *node, *temp, *tmp_node; |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1447 | u32 count; |
| 1448 | unsigned long flags; |
Raviteja Tamatam | bc0239f | 2018-03-28 17:08:19 +0530 | [diff] [blame] | 1449 | LIST_HEAD(tmp_head); |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1450 | |
| 1451 | spin_lock_irqsave(&dev->event_lock, flags); |
| 1452 | list_for_each_entry_safe(node, temp, &priv->client_event_list, |
| 1453 | base.link) { |
| 1454 | if (node->base.file_priv != file_priv) |
| 1455 | continue; |
| 1456 | list_del(&node->base.link); |
Raviteja Tamatam | bc0239f | 2018-03-28 17:08:19 +0530 | [diff] [blame] | 1457 | list_add_tail(&node->base.link, &tmp_head); |
| 1458 | } |
| 1459 | spin_unlock_irqrestore(&dev->event_lock, flags); |
| 1460 | |
| 1461 | list_for_each_entry_safe(node, temp, &tmp_head, |
| 1462 | base.link) { |
| 1463 | list_del(&node->base.link); |
| 1464 | count = msm_event_client_count(dev, &node->info, false); |
| 1465 | |
| 1466 | list_for_each_entry(tmp_node, &tmp_head, base.link) { |
| 1467 | if (tmp_node->event.type == node->info.event && |
| 1468 | tmp_node->info.object_id == |
| 1469 | node->info.object_id) |
| 1470 | count++; |
| 1471 | } |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1472 | if (!count) |
| 1473 | msm_register_event(dev, &node->info, file_priv, false); |
| 1474 | kfree(node); |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1475 | } |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1476 | |
| 1477 | return drm_release(inode, filp); |
| 1478 | } |
| 1479 | |
Lloyd Atkinson | f76121a | 2017-01-30 17:30:55 -0500 | [diff] [blame] | 1480 | /** |
Lloyd Atkinson | f76121a | 2017-01-30 17:30:55 -0500 | [diff] [blame] | 1481 | * msm_ioctl_rmfb2 - remove an FB from the configuration |
| 1482 | * @dev: drm device for the ioctl |
| 1483 | * @data: data pointer for the ioctl |
| 1484 | * @file_priv: drm file for the ioctl call |
| 1485 | * |
| 1486 | * Remove the FB specified by the user. |
| 1487 | * |
| 1488 | * Called by the user via ioctl. |
| 1489 | * |
| 1490 | * Returns: |
| 1491 | * Zero on success, negative errno on failure. |
| 1492 | */ |
| 1493 | int msm_ioctl_rmfb2(struct drm_device *dev, void *data, |
| 1494 | struct drm_file *file_priv) |
| 1495 | { |
| 1496 | struct drm_framebuffer *fb = NULL; |
| 1497 | struct drm_framebuffer *fbl = NULL; |
| 1498 | uint32_t *id = data; |
| 1499 | int found = 0; |
| 1500 | |
| 1501 | if (!drm_core_check_feature(dev, DRIVER_MODESET)) |
| 1502 | return -EINVAL; |
| 1503 | |
| 1504 | fb = drm_framebuffer_lookup(dev, *id); |
| 1505 | if (!fb) |
| 1506 | return -ENOENT; |
| 1507 | |
| 1508 | /* drop extra ref from traversing drm_framebuffer_lookup */ |
| 1509 | drm_framebuffer_unreference(fb); |
| 1510 | |
| 1511 | mutex_lock(&file_priv->fbs_lock); |
| 1512 | list_for_each_entry(fbl, &file_priv->fbs, filp_head) |
| 1513 | if (fb == fbl) |
| 1514 | found = 1; |
| 1515 | if (!found) { |
| 1516 | mutex_unlock(&file_priv->fbs_lock); |
| 1517 | return -ENOENT; |
| 1518 | } |
| 1519 | |
| 1520 | list_del_init(&fb->filp_head); |
| 1521 | mutex_unlock(&file_priv->fbs_lock); |
| 1522 | |
Dhaval Patel | 785f0d1 | 2018-01-04 13:18:55 -0800 | [diff] [blame] | 1523 | drm_framebuffer_unreference(fb); |
Lloyd Atkinson | f76121a | 2017-01-30 17:30:55 -0500 | [diff] [blame] | 1524 | |
| 1525 | return 0; |
| 1526 | } |
| 1527 | EXPORT_SYMBOL(msm_ioctl_rmfb2); |
| 1528 | |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1529 | static const struct drm_ioctl_desc msm_ioctls[] = { |
Daniel Vetter | f8c4714 | 2015-09-08 13:56:30 +0200 | [diff] [blame] | 1530 | DRM_IOCTL_DEF_DRV(MSM_GET_PARAM, msm_ioctl_get_param, DRM_AUTH|DRM_RENDER_ALLOW), |
| 1531 | DRM_IOCTL_DEF_DRV(MSM_GEM_NEW, msm_ioctl_gem_new, DRM_AUTH|DRM_RENDER_ALLOW), |
| 1532 | DRM_IOCTL_DEF_DRV(MSM_GEM_INFO, msm_ioctl_gem_info, DRM_AUTH|DRM_RENDER_ALLOW), |
| 1533 | DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_PREP, msm_ioctl_gem_cpu_prep, DRM_AUTH|DRM_RENDER_ALLOW), |
| 1534 | DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_FINI, msm_ioctl_gem_cpu_fini, DRM_AUTH|DRM_RENDER_ALLOW), |
| 1535 | DRM_IOCTL_DEF_DRV(MSM_GEM_SUBMIT, msm_ioctl_gem_submit, DRM_AUTH|DRM_RENDER_ALLOW), |
| 1536 | DRM_IOCTL_DEF_DRV(MSM_WAIT_FENCE, msm_ioctl_wait_fence, DRM_AUTH|DRM_RENDER_ALLOW), |
Rob Clark | 4cd33c4 | 2016-05-17 15:44:49 -0400 | [diff] [blame] | 1537 | DRM_IOCTL_DEF_DRV(MSM_GEM_MADVISE, msm_ioctl_gem_madvise, DRM_AUTH|DRM_RENDER_ALLOW), |
Alan Kwong | bb27c09 | 2016-07-20 16:41:25 -0400 | [diff] [blame] | 1538 | DRM_IOCTL_DEF_DRV(SDE_WB_CONFIG, sde_wb_config, DRM_UNLOCKED|DRM_AUTH), |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1539 | DRM_IOCTL_DEF_DRV(MSM_REGISTER_EVENT, msm_ioctl_register_event, |
| 1540 | DRM_UNLOCKED|DRM_CONTROL_ALLOW), |
| 1541 | DRM_IOCTL_DEF_DRV(MSM_DEREGISTER_EVENT, msm_ioctl_deregister_event, |
| 1542 | DRM_UNLOCKED|DRM_CONTROL_ALLOW), |
Lloyd Atkinson | f76121a | 2017-01-30 17:30:55 -0500 | [diff] [blame] | 1543 | DRM_IOCTL_DEF_DRV(MSM_RMFB2, msm_ioctl_rmfb2, |
| 1544 | DRM_CONTROL_ALLOW|DRM_UNLOCKED), |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1545 | }; |
| 1546 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1547 | static const struct vm_operations_struct vm_ops = { |
| 1548 | .fault = msm_gem_fault, |
| 1549 | .open = drm_gem_vm_open, |
| 1550 | .close = drm_gem_vm_close, |
| 1551 | }; |
| 1552 | |
| 1553 | static const struct file_operations fops = { |
| 1554 | .owner = THIS_MODULE, |
| 1555 | .open = drm_open, |
Gopikrishnaiah Anandan | de2c81b | 2017-03-15 12:41:29 -0700 | [diff] [blame] | 1556 | .release = msm_release, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1557 | .unlocked_ioctl = drm_ioctl, |
| 1558 | #ifdef CONFIG_COMPAT |
| 1559 | .compat_ioctl = drm_compat_ioctl, |
| 1560 | #endif |
| 1561 | .poll = drm_poll, |
| 1562 | .read = drm_read, |
| 1563 | .llseek = no_llseek, |
| 1564 | .mmap = msm_gem_mmap, |
| 1565 | }; |
| 1566 | |
| 1567 | static struct drm_driver msm_driver = { |
Rob Clark | 05b8491 | 2013-09-28 11:28:35 -0400 | [diff] [blame] | 1568 | .driver_features = DRIVER_HAVE_IRQ | |
| 1569 | DRIVER_GEM | |
| 1570 | DRIVER_PRIME | |
Rob Clark | b4b15c8 | 2013-09-28 12:01:25 -0400 | [diff] [blame] | 1571 | DRIVER_RENDER | |
Rob Clark | a5436e1 | 2015-06-04 10:12:22 -0400 | [diff] [blame] | 1572 | DRIVER_ATOMIC | |
Rob Clark | 05b8491 | 2013-09-28 11:28:35 -0400 | [diff] [blame] | 1573 | DRIVER_MODESET, |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1574 | .open = msm_open, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1575 | .preclose = msm_preclose, |
Lloyd Atkinson | 5217336c | 2016-09-15 18:21:18 -0400 | [diff] [blame] | 1576 | .postclose = msm_postclose, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1577 | .lastclose = msm_lastclose, |
| 1578 | .irq_handler = msm_irq, |
| 1579 | .irq_preinstall = msm_irq_preinstall, |
| 1580 | .irq_postinstall = msm_irq_postinstall, |
| 1581 | .irq_uninstall = msm_irq_uninstall, |
Ville Syrjälä | b44f840 | 2015-09-30 16:46:48 +0300 | [diff] [blame] | 1582 | .get_vblank_counter = drm_vblank_no_hw_counter, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1583 | .enable_vblank = msm_enable_vblank, |
| 1584 | .disable_vblank = msm_disable_vblank, |
| 1585 | .gem_free_object = msm_gem_free_object, |
| 1586 | .gem_vm_ops = &vm_ops, |
| 1587 | .dumb_create = msm_gem_dumb_create, |
| 1588 | .dumb_map_offset = msm_gem_dumb_map_offset, |
Rob Clark | 30600a909 | 2013-09-28 10:13:04 -0400 | [diff] [blame] | 1589 | .dumb_destroy = drm_gem_dumb_destroy, |
Rob Clark | 05b8491 | 2013-09-28 11:28:35 -0400 | [diff] [blame] | 1590 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, |
| 1591 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, |
| 1592 | .gem_prime_export = drm_gem_prime_export, |
| 1593 | .gem_prime_import = drm_gem_prime_import, |
Eric Anholt | b3a42bb | 2017-04-12 12:11:58 -0700 | [diff] [blame] | 1594 | .gem_prime_res_obj = msm_gem_prime_res_obj, |
Rob Clark | 05b8491 | 2013-09-28 11:28:35 -0400 | [diff] [blame] | 1595 | .gem_prime_pin = msm_gem_prime_pin, |
| 1596 | .gem_prime_unpin = msm_gem_prime_unpin, |
| 1597 | .gem_prime_get_sg_table = msm_gem_prime_get_sg_table, |
| 1598 | .gem_prime_import_sg_table = msm_gem_prime_import_sg_table, |
| 1599 | .gem_prime_vmap = msm_gem_prime_vmap, |
| 1600 | .gem_prime_vunmap = msm_gem_prime_vunmap, |
Daniel Thompson | 77a147e | 2014-11-12 11:38:14 +0000 | [diff] [blame] | 1601 | .gem_prime_mmap = msm_gem_prime_mmap, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1602 | #ifdef CONFIG_DEBUG_FS |
| 1603 | .debugfs_init = msm_debugfs_init, |
| 1604 | .debugfs_cleanup = msm_debugfs_cleanup, |
| 1605 | #endif |
Rob Clark | 7198e6b | 2013-07-19 12:59:32 -0400 | [diff] [blame] | 1606 | .ioctls = msm_ioctls, |
Jordan Crouse | 1023e9b | 2017-03-07 11:14:04 -0700 | [diff] [blame] | 1607 | .num_ioctls = ARRAY_SIZE(msm_ioctls), |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1608 | .fops = &fops, |
Stephane Viau | aa6ed8b | 2016-07-19 12:59:42 -0400 | [diff] [blame] | 1609 | .name = "msm_drm", |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1610 | .desc = "MSM Snapdragon DRM", |
| 1611 | .date = "20130625", |
Rob Clark | a8d854c | 2016-06-01 14:02:02 -0400 | [diff] [blame] | 1612 | .major = MSM_VERSION_MAJOR, |
| 1613 | .minor = MSM_VERSION_MINOR, |
| 1614 | .patchlevel = MSM_VERSION_PATCHLEVEL, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1615 | }; |
| 1616 | |
| 1617 | #ifdef CONFIG_PM_SLEEP |
| 1618 | static int msm_pm_suspend(struct device *dev) |
| 1619 | { |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1620 | struct drm_device *ddev; |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1621 | struct msm_drm_private *priv; |
Clarence Ip | d86f6e4 | 2017-08-08 18:31:00 -0400 | [diff] [blame] | 1622 | struct msm_kms *kms; |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1623 | |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1624 | if (!dev) |
| 1625 | return -EINVAL; |
| 1626 | |
| 1627 | ddev = dev_get_drvdata(dev); |
| 1628 | if (!ddev || !ddev->dev_private) |
| 1629 | return -EINVAL; |
| 1630 | |
| 1631 | priv = ddev->dev_private; |
Clarence Ip | d86f6e4 | 2017-08-08 18:31:00 -0400 | [diff] [blame] | 1632 | kms = priv->kms; |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1633 | |
Clarence Ip | d86f6e4 | 2017-08-08 18:31:00 -0400 | [diff] [blame] | 1634 | if (kms && kms->funcs && kms->funcs->pm_suspend) |
| 1635 | return kms->funcs->pm_suspend(dev); |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1636 | |
| 1637 | /* disable hot-plug polling */ |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1638 | drm_kms_helper_poll_disable(ddev); |
| 1639 | |
| 1640 | return 0; |
| 1641 | } |
| 1642 | |
| 1643 | static int msm_pm_resume(struct device *dev) |
| 1644 | { |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1645 | struct drm_device *ddev; |
| 1646 | struct msm_drm_private *priv; |
Clarence Ip | d86f6e4 | 2017-08-08 18:31:00 -0400 | [diff] [blame] | 1647 | struct msm_kms *kms; |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1648 | |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1649 | if (!dev) |
| 1650 | return -EINVAL; |
| 1651 | |
| 1652 | ddev = dev_get_drvdata(dev); |
| 1653 | if (!ddev || !ddev->dev_private) |
| 1654 | return -EINVAL; |
| 1655 | |
| 1656 | priv = ddev->dev_private; |
Clarence Ip | d86f6e4 | 2017-08-08 18:31:00 -0400 | [diff] [blame] | 1657 | kms = priv->kms; |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1658 | |
Clarence Ip | d86f6e4 | 2017-08-08 18:31:00 -0400 | [diff] [blame] | 1659 | if (kms && kms->funcs && kms->funcs->pm_resume) |
| 1660 | return kms->funcs->pm_resume(dev); |
Clarence Ip | e5f1f4c | 2016-11-19 18:02:23 -0500 | [diff] [blame] | 1661 | |
| 1662 | /* enable hot-plug polling */ |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1663 | drm_kms_helper_poll_enable(ddev); |
| 1664 | |
| 1665 | return 0; |
| 1666 | } |
| 1667 | #endif |
| 1668 | |
| 1669 | static const struct dev_pm_ops msm_pm_ops = { |
| 1670 | SET_SYSTEM_SLEEP_PM_OPS(msm_pm_suspend, msm_pm_resume) |
| 1671 | }; |
| 1672 | |
| 1673 | /* |
Rob Clark | 060530f | 2014-03-03 14:19:12 -0500 | [diff] [blame] | 1674 | * Componentized driver support: |
| 1675 | */ |
| 1676 | |
Archit Taneja | e9fbdaf | 2015-11-18 12:15:14 +0530 | [diff] [blame] | 1677 | /* |
| 1678 | * NOTE: duplication of the same code as exynos or imx (or probably any other). |
| 1679 | * so probably some room for some helpers |
Rob Clark | 060530f | 2014-03-03 14:19:12 -0500 | [diff] [blame] | 1680 | */ |
| 1681 | static int compare_of(struct device *dev, void *data) |
| 1682 | { |
| 1683 | return dev->of_node == data; |
| 1684 | } |
Rob Clark | 41e6977 | 2013-12-15 16:23:05 -0500 | [diff] [blame] | 1685 | |
Archit Taneja | 812070e | 2016-05-19 10:38:39 +0530 | [diff] [blame] | 1686 | /* |
| 1687 | * Identify what components need to be added by parsing what remote-endpoints |
| 1688 | * our MDP output ports are connected to. In the case of LVDS on MDP4, there |
| 1689 | * is no external component that we need to add since LVDS is within MDP4 |
| 1690 | * itself. |
| 1691 | */ |
| 1692 | static int add_components_mdp(struct device *mdp_dev, |
| 1693 | struct component_match **matchptr) |
| 1694 | { |
| 1695 | struct device_node *np = mdp_dev->of_node; |
| 1696 | struct device_node *ep_node; |
Archit Taneja | 54011e2 | 2016-06-06 13:45:34 +0530 | [diff] [blame] | 1697 | struct device *master_dev; |
| 1698 | |
| 1699 | /* |
| 1700 | * on MDP4 based platforms, the MDP platform device is the component |
| 1701 | * master that adds other display interface components to itself. |
| 1702 | * |
| 1703 | * on MDP5 based platforms, the MDSS platform device is the component |
| 1704 | * master that adds MDP5 and other display interface components to |
| 1705 | * itself. |
| 1706 | */ |
| 1707 | if (of_device_is_compatible(np, "qcom,mdp4")) |
| 1708 | master_dev = mdp_dev; |
| 1709 | else |
| 1710 | master_dev = mdp_dev->parent; |
Archit Taneja | 812070e | 2016-05-19 10:38:39 +0530 | [diff] [blame] | 1711 | |
| 1712 | for_each_endpoint_of_node(np, ep_node) { |
| 1713 | struct device_node *intf; |
| 1714 | struct of_endpoint ep; |
| 1715 | int ret; |
| 1716 | |
| 1717 | ret = of_graph_parse_endpoint(ep_node, &ep); |
| 1718 | if (ret) { |
| 1719 | dev_err(mdp_dev, "unable to parse port endpoint\n"); |
| 1720 | of_node_put(ep_node); |
| 1721 | return ret; |
| 1722 | } |
| 1723 | |
| 1724 | /* |
| 1725 | * The LCDC/LVDS port on MDP4 is a speacial case where the |
| 1726 | * remote-endpoint isn't a component that we need to add |
| 1727 | */ |
| 1728 | if (of_device_is_compatible(np, "qcom,mdp4") && |
| 1729 | ep.port == 0) { |
| 1730 | of_node_put(ep_node); |
| 1731 | continue; |
| 1732 | } |
| 1733 | |
| 1734 | /* |
| 1735 | * It's okay if some of the ports don't have a remote endpoint |
| 1736 | * specified. It just means that the port isn't connected to |
| 1737 | * any external interface. |
| 1738 | */ |
| 1739 | intf = of_graph_get_remote_port_parent(ep_node); |
| 1740 | if (!intf) { |
| 1741 | of_node_put(ep_node); |
| 1742 | continue; |
| 1743 | } |
| 1744 | |
Archit Taneja | 54011e2 | 2016-06-06 13:45:34 +0530 | [diff] [blame] | 1745 | component_match_add(master_dev, matchptr, compare_of, intf); |
Archit Taneja | 812070e | 2016-05-19 10:38:39 +0530 | [diff] [blame] | 1746 | |
| 1747 | of_node_put(intf); |
| 1748 | of_node_put(ep_node); |
| 1749 | } |
| 1750 | |
| 1751 | return 0; |
| 1752 | } |
| 1753 | |
Archit Taneja | 54011e2 | 2016-06-06 13:45:34 +0530 | [diff] [blame] | 1754 | static int compare_name_mdp(struct device *dev, void *data) |
| 1755 | { |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1756 | return (strnstr(dev_name(dev), "mdp", strlen("mdp")) != NULL); |
| 1757 | } |
| 1758 | |
| 1759 | static int add_display_components(struct device *dev, |
| 1760 | struct component_match **matchptr) |
| 1761 | { |
| 1762 | struct device *mdp_dev = NULL; |
Shashank Babu Chinta Venkata | ded9c56 | 2017-03-15 14:43:46 -0700 | [diff] [blame] | 1763 | struct device_node *node; |
| 1764 | const char *name; |
Archit Taneja | 54011e2 | 2016-06-06 13:45:34 +0530 | [diff] [blame] | 1765 | int ret; |
| 1766 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1767 | if (of_device_is_compatible(dev->of_node, "qcom,sde-kms")) { |
| 1768 | struct device_node *np = dev->of_node; |
| 1769 | unsigned int i; |
| 1770 | |
Chandan Uddaraju | c5c9201 | 2017-10-30 13:05:28 -0700 | [diff] [blame] | 1771 | for (i = 0; ; i++) { |
| 1772 | node = of_parse_phandle(np, "connectors", i); |
| 1773 | if (!node) |
| 1774 | break; |
| 1775 | |
| 1776 | component_match_add(dev, matchptr, compare_of, node); |
| 1777 | } |
| 1778 | |
Shashank Babu Chinta Venkata | ded9c56 | 2017-03-15 14:43:46 -0700 | [diff] [blame] | 1779 | for (i = 0; i < MAX_DSI_ACTIVE_DISPLAY; i++) { |
| 1780 | node = dsi_display_get_boot_display(i); |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1781 | |
Shashank Babu Chinta Venkata | ded9c56 | 2017-03-15 14:43:46 -0700 | [diff] [blame] | 1782 | if (node != NULL) { |
| 1783 | name = of_get_property(node, "label", NULL); |
| 1784 | component_match_add(dev, matchptr, compare_of, |
| 1785 | node); |
| 1786 | pr_debug("Added component = %s\n", name); |
| 1787 | } |
| 1788 | } |
| 1789 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1790 | return 0; |
| 1791 | } |
| 1792 | |
| 1793 | /* |
| 1794 | * MDP5 based devices don't have a flat hierarchy. There is a top level |
| 1795 | * parent: MDSS, and children: MDP5, DSI, HDMI, eDP etc. Populate the |
| 1796 | * children devices, find the MDP5 node, and then add the interfaces |
| 1797 | * to our components list. |
| 1798 | */ |
| 1799 | if (of_device_is_compatible(dev->of_node, "qcom,mdss")) { |
| 1800 | ret = of_platform_populate(dev->of_node, NULL, NULL, dev); |
| 1801 | if (ret) { |
| 1802 | dev_err(dev, "failed to populate children devices\n"); |
| 1803 | return ret; |
| 1804 | } |
| 1805 | |
| 1806 | mdp_dev = device_find_child(dev, NULL, compare_name_mdp); |
| 1807 | if (!mdp_dev) { |
| 1808 | dev_err(dev, "failed to find MDSS MDP node\n"); |
| 1809 | of_platform_depopulate(dev); |
| 1810 | return -ENODEV; |
| 1811 | } |
| 1812 | |
| 1813 | put_device(mdp_dev); |
| 1814 | |
| 1815 | /* add the MDP component itself */ |
| 1816 | component_match_add(dev, matchptr, compare_of, |
| 1817 | mdp_dev->of_node); |
| 1818 | } else { |
| 1819 | /* MDP4 */ |
| 1820 | mdp_dev = dev; |
| 1821 | } |
| 1822 | |
| 1823 | ret = add_components_mdp(mdp_dev, matchptr); |
Archit Taneja | 54011e2 | 2016-06-06 13:45:34 +0530 | [diff] [blame] | 1824 | if (ret) |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1825 | of_platform_depopulate(dev); |
Archit Taneja | 54011e2 | 2016-06-06 13:45:34 +0530 | [diff] [blame] | 1826 | |
| 1827 | return ret; |
Archit Taneja | 7d526fc | 2016-05-19 10:33:57 +0530 | [diff] [blame] | 1828 | } |
| 1829 | |
Ray Zhang | 3436c0d | 2018-03-06 15:41:40 +0800 | [diff] [blame] | 1830 | static int add_bridge_components(struct device *dev, |
| 1831 | struct component_match **matchptr) |
| 1832 | { |
| 1833 | struct device_node *node; |
| 1834 | |
| 1835 | if (of_device_is_compatible(dev->of_node, "qcom,sde-kms")) { |
| 1836 | struct device_node *np = dev->of_node; |
| 1837 | unsigned int i; |
| 1838 | |
| 1839 | for (i = 0; ; i++) { |
| 1840 | node = of_parse_phandle(np, "bridges", i); |
| 1841 | if (!node) |
| 1842 | break; |
| 1843 | |
| 1844 | component_match_add(dev, matchptr, compare_of, node); |
| 1845 | } |
| 1846 | } |
| 1847 | |
| 1848 | return 0; |
| 1849 | } |
| 1850 | |
Jordan Crouse | d8e9652 | 2017-02-13 10:14:16 -0700 | [diff] [blame] | 1851 | struct msm_gem_address_space * |
| 1852 | msm_gem_smmu_address_space_get(struct drm_device *dev, |
| 1853 | unsigned int domain) |
| 1854 | { |
| 1855 | struct msm_drm_private *priv = NULL; |
| 1856 | struct msm_kms *kms; |
| 1857 | const struct msm_kms_funcs *funcs; |
| 1858 | |
| 1859 | if ((!dev) || (!dev->dev_private)) |
| 1860 | return NULL; |
| 1861 | |
| 1862 | priv = dev->dev_private; |
| 1863 | kms = priv->kms; |
| 1864 | if (!kms) |
| 1865 | return NULL; |
| 1866 | |
| 1867 | funcs = kms->funcs; |
| 1868 | |
| 1869 | if ((!funcs) || (!funcs->get_address_space)) |
| 1870 | return NULL; |
| 1871 | |
| 1872 | return funcs->get_address_space(priv->kms, domain); |
| 1873 | } |
| 1874 | |
Archit Taneja | dc3ea26 | 2016-05-19 13:33:52 +0530 | [diff] [blame] | 1875 | /* |
| 1876 | * We don't know what's the best binding to link the gpu with the drm device. |
| 1877 | * Fow now, we just hunt for all the possible gpus that we support, and add them |
| 1878 | * as components. |
| 1879 | */ |
| 1880 | static const struct of_device_id msm_gpu_match[] = { |
| 1881 | { .compatible = "qcom,adreno-3xx" }, |
| 1882 | { .compatible = "qcom,kgsl-3d0" }, |
| 1883 | { }, |
| 1884 | }; |
| 1885 | |
Dhaval Patel | 169bf3a | 2017-04-11 11:00:57 -0700 | [diff] [blame] | 1886 | #ifdef CONFIG_QCOM_KGSL |
| 1887 | static int add_gpu_components(struct device *dev, |
| 1888 | struct component_match **matchptr) |
| 1889 | { |
| 1890 | return 0; |
| 1891 | } |
| 1892 | #else |
Archit Taneja | 7d526fc | 2016-05-19 10:33:57 +0530 | [diff] [blame] | 1893 | static int add_gpu_components(struct device *dev, |
| 1894 | struct component_match **matchptr) |
| 1895 | { |
Archit Taneja | dc3ea26 | 2016-05-19 13:33:52 +0530 | [diff] [blame] | 1896 | struct device_node *np; |
| 1897 | |
| 1898 | np = of_find_matching_node(NULL, msm_gpu_match); |
| 1899 | if (!np) |
| 1900 | return 0; |
| 1901 | |
| 1902 | component_match_add(dev, matchptr, compare_of, np); |
| 1903 | |
| 1904 | of_node_put(np); |
| 1905 | |
| 1906 | return 0; |
Archit Taneja | 7d526fc | 2016-05-19 10:33:57 +0530 | [diff] [blame] | 1907 | } |
Dhaval Patel | 169bf3a | 2017-04-11 11:00:57 -0700 | [diff] [blame] | 1908 | #endif |
Archit Taneja | 7d526fc | 2016-05-19 10:33:57 +0530 | [diff] [blame] | 1909 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1910 | static int msm_drm_bind(struct device *dev) |
Russell King | 8444828 | 2014-04-19 11:20:42 +0100 | [diff] [blame] | 1911 | { |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 1912 | return msm_drm_init(dev, &msm_driver); |
Russell King | 8444828 | 2014-04-19 11:20:42 +0100 | [diff] [blame] | 1913 | } |
| 1914 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1915 | static void msm_drm_unbind(struct device *dev) |
Russell King | 8444828 | 2014-04-19 11:20:42 +0100 | [diff] [blame] | 1916 | { |
Archit Taneja | 2b66987 | 2016-05-02 11:05:54 +0530 | [diff] [blame] | 1917 | msm_drm_uninit(dev); |
Russell King | 8444828 | 2014-04-19 11:20:42 +0100 | [diff] [blame] | 1918 | } |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1919 | |
| 1920 | static const struct component_master_ops msm_drm_ops = { |
| 1921 | .bind = msm_drm_bind, |
| 1922 | .unbind = msm_drm_unbind, |
| 1923 | }; |
Russell King | 8444828 | 2014-04-19 11:20:42 +0100 | [diff] [blame] | 1924 | |
| 1925 | /* |
| 1926 | * Platform driver: |
| 1927 | */ |
| 1928 | |
| 1929 | static int msm_pdev_probe(struct platform_device *pdev) |
| 1930 | { |
Dhaval Patel | 3949f03 | 2016-06-20 16:24:33 -0700 | [diff] [blame] | 1931 | int ret; |
Russell King | 8444828 | 2014-04-19 11:20:42 +0100 | [diff] [blame] | 1932 | struct component_match *match = NULL; |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 1933 | |
Archit Taneja | 7d526fc | 2016-05-19 10:33:57 +0530 | [diff] [blame] | 1934 | ret = add_display_components(&pdev->dev, &match); |
| 1935 | if (ret) |
| 1936 | return ret; |
| 1937 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1938 | ret = add_gpu_components(&pdev->dev, &match); |
| 1939 | if (ret) |
| 1940 | return ret; |
Dhaval Patel | 3949f03 | 2016-06-20 16:24:33 -0700 | [diff] [blame] | 1941 | |
Ray Zhang | 3436c0d | 2018-03-06 15:41:40 +0800 | [diff] [blame] | 1942 | ret = add_bridge_components(&pdev->dev, &match); |
| 1943 | if (ret) |
| 1944 | return ret; |
| 1945 | |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1946 | pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32); |
| 1947 | return component_master_add_with_match(&pdev->dev, &msm_drm_ops, match); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1948 | } |
| 1949 | |
| 1950 | static int msm_pdev_remove(struct platform_device *pdev) |
| 1951 | { |
Lloyd Atkinson | 6f74f40 | 2016-10-04 10:07:36 -0400 | [diff] [blame] | 1952 | component_master_del(&pdev->dev, &msm_drm_ops); |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1953 | of_platform_depopulate(&pdev->dev); |
| 1954 | |
| 1955 | msm_drm_unbind(&pdev->dev); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1956 | return 0; |
| 1957 | } |
| 1958 | |
Dhaval Patel | badfefd | 2017-09-26 13:58:02 -0700 | [diff] [blame] | 1959 | static void msm_pdev_shutdown(struct platform_device *pdev) |
| 1960 | { |
| 1961 | struct drm_device *ddev = platform_get_drvdata(pdev); |
| 1962 | struct msm_drm_private *priv = NULL; |
| 1963 | |
| 1964 | if (!ddev) { |
| 1965 | DRM_ERROR("invalid drm device node\n"); |
| 1966 | return; |
| 1967 | } |
| 1968 | |
| 1969 | priv = ddev->dev_private; |
| 1970 | if (!priv) { |
| 1971 | DRM_ERROR("invalid msm drm private node\n"); |
| 1972 | return; |
| 1973 | } |
| 1974 | |
| 1975 | msm_lastclose(ddev); |
| 1976 | |
| 1977 | /* set this after lastclose to allow kickoff from lastclose */ |
| 1978 | priv->shutdown_in_progress = true; |
| 1979 | } |
| 1980 | |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 1981 | static const struct of_device_id dt_match[] = { |
Dhaval Patel | 5200c60 | 2017-01-17 15:53:37 -0800 | [diff] [blame] | 1982 | { .compatible = "qcom,mdp4", .data = (void *)4 }, /* MDP4 */ |
| 1983 | { .compatible = "qcom,mdss", .data = (void *)5 }, /* MDP5 MDSS */ |
| 1984 | { .compatible = "qcom,sde-kms", .data = (void *)3 }, /* sde */ |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 1985 | {} |
| 1986 | }; |
| 1987 | MODULE_DEVICE_TABLE(of, dt_match); |
| 1988 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1989 | static struct platform_driver msm_platform_driver = { |
| 1990 | .probe = msm_pdev_probe, |
| 1991 | .remove = msm_pdev_remove, |
Dhaval Patel | badfefd | 2017-09-26 13:58:02 -0700 | [diff] [blame] | 1992 | .shutdown = msm_pdev_shutdown, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1993 | .driver = { |
Stephane Viau | aa6ed8b | 2016-07-19 12:59:42 -0400 | [diff] [blame] | 1994 | .name = "msm_drm", |
Rob Clark | 06c0dd9 | 2013-11-30 17:51:47 -0500 | [diff] [blame] | 1995 | .of_match_table = dt_match, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1996 | .pm = &msm_pm_ops, |
| 1997 | }, |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 1998 | }; |
| 1999 | |
Stephane Viau | 32f13f6 | 2015-04-29 15:57:29 -0400 | [diff] [blame] | 2000 | #ifdef CONFIG_QCOM_KGSL |
| 2001 | void __init adreno_register(void) |
| 2002 | { |
| 2003 | } |
| 2004 | |
| 2005 | void __exit adreno_unregister(void) |
| 2006 | { |
| 2007 | } |
| 2008 | #endif |
| 2009 | |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 2010 | static int __init msm_drm_register(void) |
| 2011 | { |
| 2012 | DBG("init"); |
Abhijit Kulkarni | 1774dac | 2017-05-01 10:51:02 -0700 | [diff] [blame] | 2013 | msm_smmu_driver_init(); |
Hai Li | d5af49c | 2015-03-26 19:25:17 -0400 | [diff] [blame] | 2014 | msm_dsi_register(); |
Hai Li | 0045398 | 2014-12-12 14:41:17 -0500 | [diff] [blame] | 2015 | msm_edp_register(); |
Arnd Bergmann | fcda50c | 2016-02-22 22:08:35 +0100 | [diff] [blame] | 2016 | msm_hdmi_register(); |
Rob Clark | bfd28b1 | 2014-09-05 13:06:37 -0400 | [diff] [blame] | 2017 | adreno_register(); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 2018 | return platform_driver_register(&msm_platform_driver); |
| 2019 | } |
| 2020 | |
| 2021 | static void __exit msm_drm_unregister(void) |
| 2022 | { |
| 2023 | DBG("fini"); |
| 2024 | platform_driver_unregister(&msm_platform_driver); |
Arnd Bergmann | fcda50c | 2016-02-22 22:08:35 +0100 | [diff] [blame] | 2025 | msm_hdmi_unregister(); |
Rob Clark | bfd28b1 | 2014-09-05 13:06:37 -0400 | [diff] [blame] | 2026 | adreno_unregister(); |
Hai Li | 0045398 | 2014-12-12 14:41:17 -0500 | [diff] [blame] | 2027 | msm_edp_unregister(); |
Hai Li | d5af49c | 2015-03-26 19:25:17 -0400 | [diff] [blame] | 2028 | msm_dsi_unregister(); |
Abhijit Kulkarni | 1774dac | 2017-05-01 10:51:02 -0700 | [diff] [blame] | 2029 | msm_smmu_driver_cleanup(); |
Rob Clark | c8afe68 | 2013-06-26 12:44:06 -0400 | [diff] [blame] | 2030 | } |
| 2031 | |
| 2032 | module_init(msm_drm_register); |
| 2033 | module_exit(msm_drm_unregister); |
| 2034 | |
| 2035 | MODULE_AUTHOR("Rob Clark <robdclark@gmail.com"); |
| 2036 | MODULE_DESCRIPTION("MSM DRM Driver"); |
| 2037 | MODULE_LICENSE("GPL"); |