blob: ff3e53ad771ff4c512fab4f67953a4d49d2d66d5 [file] [log] [blame]
Quentin Colombet2ad1f852016-02-11 17:44:59 +00001//===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.cpp - MIBuilder--*- C++ -*-==//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9/// \file
10/// This file implements the MachineIRBuidler class.
11//===----------------------------------------------------------------------===//
12#include "llvm/CodeGen/GlobalISel/MachineIRBuilder.h"
13
14#include "llvm/CodeGen/MachineFunction.h"
15#include "llvm/CodeGen/MachineInstr.h"
16#include "llvm/CodeGen/MachineInstrBuilder.h"
Tim Northover0f140c72016-09-09 11:46:34 +000017#include "llvm/CodeGen/MachineRegisterInfo.h"
Tim Northover09aac4a2017-01-26 23:39:14 +000018#include "llvm/IR/DebugInfo.h"
Quentin Colombet2ad1f852016-02-11 17:44:59 +000019#include "llvm/Target/TargetInstrInfo.h"
Quentin Colombet8fd67182016-02-11 21:16:56 +000020#include "llvm/Target/TargetOpcodes.h"
Quentin Colombet2ad1f852016-02-11 17:44:59 +000021#include "llvm/Target/TargetSubtargetInfo.h"
22
23using namespace llvm;
24
Quentin Colombet000b5802016-03-11 17:27:51 +000025void MachineIRBuilder::setMF(MachineFunction &MF) {
Quentin Colombet2ad1f852016-02-11 17:44:59 +000026 this->MF = &MF;
27 this->MBB = nullptr;
Tim Northover0f140c72016-09-09 11:46:34 +000028 this->MRI = &MF.getRegInfo();
Quentin Colombet2ad1f852016-02-11 17:44:59 +000029 this->TII = MF.getSubtarget().getInstrInfo();
30 this->DL = DebugLoc();
Tim Northover05cc4852016-12-07 21:05:38 +000031 this->II = MachineBasicBlock::iterator();
Tim Northover438c77c2016-08-25 17:37:32 +000032 this->InsertedInstr = nullptr;
Quentin Colombet2ad1f852016-02-11 17:44:59 +000033}
34
Tim Northover05cc4852016-12-07 21:05:38 +000035void MachineIRBuilder::setMBB(MachineBasicBlock &MBB) {
Quentin Colombet2ad1f852016-02-11 17:44:59 +000036 this->MBB = &MBB;
Tim Northover05cc4852016-12-07 21:05:38 +000037 this->II = MBB.end();
Quentin Colombet2ad1f852016-02-11 17:44:59 +000038 assert(&getMF() == MBB.getParent() &&
39 "Basic block is in a different function");
40}
41
Tim Northover05cc4852016-12-07 21:05:38 +000042void MachineIRBuilder::setInstr(MachineInstr &MI) {
Quentin Colombet2ad1f852016-02-11 17:44:59 +000043 assert(MI.getParent() && "Instruction is not part of a basic block");
Quentin Colombet91ebd712016-03-11 17:27:47 +000044 setMBB(*MI.getParent());
Tim Northover05cc4852016-12-07 21:05:38 +000045 this->II = MI.getIterator();
Quentin Colombet2ad1f852016-02-11 17:44:59 +000046}
47
Tim Northover05cc4852016-12-07 21:05:38 +000048void MachineIRBuilder::setInsertPt(MachineBasicBlock &MBB,
49 MachineBasicBlock::iterator II) {
50 assert(MBB.getParent() == &getMF() &&
51 "Basic block is in a different function");
52 this->MBB = &MBB;
53 this->II = II;
Quentin Colombet2ad1f852016-02-11 17:44:59 +000054}
55
Tim Northover438c77c2016-08-25 17:37:32 +000056void MachineIRBuilder::recordInsertions(
57 std::function<void(MachineInstr *)> Inserted) {
Benjamin Kramer061f4a52017-01-13 14:39:03 +000058 InsertedInstr = std::move(Inserted);
Tim Northover438c77c2016-08-25 17:37:32 +000059}
60
61void MachineIRBuilder::stopRecordingInsertions() {
62 InsertedInstr = nullptr;
63}
64
Quentin Colombetf9b49342016-03-11 17:27:58 +000065//------------------------------------------------------------------------------
66// Build instruction variants.
67//------------------------------------------------------------------------------
Tim Northovercc5f7622016-07-26 16:45:26 +000068
Tim Northover0f140c72016-09-09 11:46:34 +000069MachineInstrBuilder MachineIRBuilder::buildInstr(unsigned Opcode) {
Tim Northovera5e38fa2016-09-22 13:49:25 +000070 return insertInstr(buildInstrNoInsert(Opcode));
71}
72
73MachineInstrBuilder MachineIRBuilder::buildInstrNoInsert(unsigned Opcode) {
Tim Northovera51575f2016-07-29 17:43:52 +000074 MachineInstrBuilder MIB = BuildMI(getMF(), DL, getTII().get(Opcode));
Tim Northovera5e38fa2016-09-22 13:49:25 +000075 return MIB;
76}
77
78
79MachineInstrBuilder MachineIRBuilder::insertInstr(MachineInstrBuilder MIB) {
Tim Northovera51575f2016-07-29 17:43:52 +000080 getMBB().insert(getInsertPt(), MIB);
Tim Northover438c77c2016-08-25 17:37:32 +000081 if (InsertedInstr)
82 InsertedInstr(MIB);
Tim Northovera51575f2016-07-29 17:43:52 +000083 return MIB;
Quentin Colombet74d7d2f2016-02-11 18:53:28 +000084}
85
Tim Northover09aac4a2017-01-26 23:39:14 +000086MachineInstrBuilder MachineIRBuilder::buildDirectDbgValue(
87 unsigned Reg, const MDNode *Variable, const MDNode *Expr) {
88 assert(isa<DILocalVariable>(Variable) && "not a variable");
89 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
90 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
91 "Expected inlined-at fields to agree");
92 return buildInstr(TargetOpcode::DBG_VALUE)
93 .addReg(Reg, RegState::Debug)
94 .addReg(0, RegState::Debug)
95 .addMetadata(Variable)
96 .addMetadata(Expr);
97}
98
99MachineInstrBuilder MachineIRBuilder::buildIndirectDbgValue(
100 unsigned Reg, unsigned Offset, const MDNode *Variable, const MDNode *Expr) {
101 assert(isa<DILocalVariable>(Variable) && "not a variable");
102 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
103 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
104 "Expected inlined-at fields to agree");
105 return buildInstr(TargetOpcode::DBG_VALUE)
106 .addReg(Reg, RegState::Debug)
107 .addImm(Offset)
108 .addMetadata(Variable)
109 .addMetadata(Expr);
110}
111
112MachineInstrBuilder MachineIRBuilder::buildFIDbgValue(int FI,
113 const MDNode *Variable,
114 const MDNode *Expr) {
115 assert(isa<DILocalVariable>(Variable) && "not a variable");
116 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
117 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
118 "Expected inlined-at fields to agree");
119 return buildInstr(TargetOpcode::DBG_VALUE)
120 .addFrameIndex(FI)
121 .addImm(0)
122 .addMetadata(Variable)
123 .addMetadata(Expr);
124}
125
126MachineInstrBuilder MachineIRBuilder::buildConstDbgValue(const Constant &C,
127 unsigned Offset,
128 const MDNode *Variable,
129 const MDNode *Expr) {
130 assert(isa<DILocalVariable>(Variable) && "not a variable");
131 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
132 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
133 "Expected inlined-at fields to agree");
134 auto MIB = buildInstr(TargetOpcode::DBG_VALUE);
135 if (auto *CI = dyn_cast<ConstantInt>(&C)) {
136 if (CI->getBitWidth() > 64)
137 MIB.addCImm(CI);
138 else
139 MIB.addImm(CI->getZExtValue());
Ahmed Bougacha4826bae2017-03-07 20:34:20 +0000140 } else if (auto *CFP = dyn_cast<ConstantFP>(&C)) {
Ahmed Bougachaadce3ee2017-03-07 20:52:57 +0000141 MIB.addFPImm(CFP);
Ahmed Bougacha4826bae2017-03-07 20:34:20 +0000142 } else {
143 // Insert %noreg if we didn't find a usable constant and had to drop it.
144 MIB.addReg(0U);
145 }
Tim Northover09aac4a2017-01-26 23:39:14 +0000146
147 return MIB.addImm(Offset).addMetadata(Variable).addMetadata(Expr);
148}
149
Tim Northover0f140c72016-09-09 11:46:34 +0000150MachineInstrBuilder MachineIRBuilder::buildFrameIndex(unsigned Res, int Idx) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000151 assert(MRI->getType(Res).isPointer() && "invalid operand type");
Tim Northover0f140c72016-09-09 11:46:34 +0000152 return buildInstr(TargetOpcode::G_FRAME_INDEX)
Tim Northovera51575f2016-07-29 17:43:52 +0000153 .addDef(Res)
154 .addFrameIndex(Idx);
Tim Northoverbd505462016-07-22 16:59:52 +0000155}
Tim Northover33b07d62016-07-22 20:03:43 +0000156
Tim Northover032548f2016-09-12 12:10:41 +0000157MachineInstrBuilder MachineIRBuilder::buildGlobalValue(unsigned Res,
158 const GlobalValue *GV) {
159 assert(MRI->getType(Res).isPointer() && "invalid operand type");
160 assert(MRI->getType(Res).getAddressSpace() ==
161 GV->getType()->getAddressSpace() &&
162 "address space mismatch");
163
164 return buildInstr(TargetOpcode::G_GLOBAL_VALUE)
165 .addDef(Res)
166 .addGlobalAddress(GV);
167}
168
Tim Northover0f140c72016-09-09 11:46:34 +0000169MachineInstrBuilder MachineIRBuilder::buildAdd(unsigned Res, unsigned Op0,
170 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000171 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
172 "invalid operand type");
173 assert(MRI->getType(Res) == MRI->getType(Op0) &&
174 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
175
Tim Northover0f140c72016-09-09 11:46:34 +0000176 return buildInstr(TargetOpcode::G_ADD)
Tim Northovera51575f2016-07-29 17:43:52 +0000177 .addDef(Res)
178 .addUse(Op0)
179 .addUse(Op1);
Tim Northover33b07d62016-07-22 20:03:43 +0000180}
181
Tim Northovera7653b32016-09-12 11:20:22 +0000182MachineInstrBuilder MachineIRBuilder::buildGEP(unsigned Res, unsigned Op0,
183 unsigned Op1) {
184 assert(MRI->getType(Res).isPointer() &&
185 MRI->getType(Res) == MRI->getType(Op0) && "type mismatch");
186 assert(MRI->getType(Op1).isScalar() && "invalid offset type");
187
188 return buildInstr(TargetOpcode::G_GEP)
189 .addDef(Res)
190 .addUse(Op0)
191 .addUse(Op1);
192}
193
Daniel Sanders4e523662017-06-13 23:42:32 +0000194Optional<MachineInstrBuilder>
195MachineIRBuilder::materializeGEP(unsigned &Res, unsigned Op0,
196 const LLT &ValueTy, uint64_t Value) {
197 assert(Res == 0 && "Res is a result argument");
198 assert(ValueTy.isScalar() && "invalid offset type");
199
200 if (Value == 0) {
201 Res = Op0;
202 return None;
203 }
204
205 Res = MRI->createGenericVirtualRegister(MRI->getType(Op0));
206 unsigned TmpReg = MRI->createGenericVirtualRegister(ValueTy);
207
208 buildConstant(TmpReg, Value);
209 return buildGEP(Res, Op0, TmpReg);
210}
211
Tim Northoverc2f89562017-02-14 20:56:18 +0000212MachineInstrBuilder MachineIRBuilder::buildPtrMask(unsigned Res, unsigned Op0,
213 uint32_t NumBits) {
214 assert(MRI->getType(Res).isPointer() &&
215 MRI->getType(Res) == MRI->getType(Op0) && "type mismatch");
216
217 return buildInstr(TargetOpcode::G_PTR_MASK)
218 .addDef(Res)
219 .addUse(Op0)
220 .addImm(NumBits);
221}
222
Tim Northover0f140c72016-09-09 11:46:34 +0000223MachineInstrBuilder MachineIRBuilder::buildSub(unsigned Res, unsigned Op0,
224 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000225 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
226 "invalid operand type");
227 assert(MRI->getType(Res) == MRI->getType(Op0) &&
228 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
229
Tim Northover0f140c72016-09-09 11:46:34 +0000230 return buildInstr(TargetOpcode::G_SUB)
Tim Northovercecee562016-08-26 17:46:13 +0000231 .addDef(Res)
232 .addUse(Op0)
233 .addUse(Op1);
234}
235
Tim Northover0f140c72016-09-09 11:46:34 +0000236MachineInstrBuilder MachineIRBuilder::buildMul(unsigned Res, unsigned Op0,
237 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000238 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
239 "invalid operand type");
240 assert(MRI->getType(Res) == MRI->getType(Op0) &&
241 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
242
Tim Northover0f140c72016-09-09 11:46:34 +0000243 return buildInstr(TargetOpcode::G_MUL)
Tim Northovercecee562016-08-26 17:46:13 +0000244 .addDef(Res)
245 .addUse(Op0)
246 .addUse(Op1);
247}
248
Tim Northoverc3e3f592017-02-03 18:22:45 +0000249MachineInstrBuilder MachineIRBuilder::buildAnd(unsigned Res, unsigned Op0,
250 unsigned Op1) {
251 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
252 "invalid operand type");
253 assert(MRI->getType(Res) == MRI->getType(Op0) &&
254 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
255
256 return buildInstr(TargetOpcode::G_AND)
257 .addDef(Res)
258 .addUse(Op0)
259 .addUse(Op1);
260}
261
Tim Northovera51575f2016-07-29 17:43:52 +0000262MachineInstrBuilder MachineIRBuilder::buildBr(MachineBasicBlock &Dest) {
Tim Northover0f140c72016-09-09 11:46:34 +0000263 return buildInstr(TargetOpcode::G_BR).addMBB(&Dest);
Tim Northovercc5f7622016-07-26 16:45:26 +0000264}
265
Kristof Beyls65a12c02017-01-30 09:13:18 +0000266MachineInstrBuilder MachineIRBuilder::buildBrIndirect(unsigned Tgt) {
267 return buildInstr(TargetOpcode::G_BRINDIRECT).addUse(Tgt);
268}
269
Tim Northovera51575f2016-07-29 17:43:52 +0000270MachineInstrBuilder MachineIRBuilder::buildCopy(unsigned Res, unsigned Op) {
Tim Northover849fcca2017-06-27 21:41:40 +0000271 assert(MRI->getType(Res) == LLT() || MRI->getType(Op) == LLT() ||
272 MRI->getType(Res) == MRI->getType(Op));
Tim Northovera51575f2016-07-29 17:43:52 +0000273 return buildInstr(TargetOpcode::COPY).addDef(Res).addUse(Op);
Tim Northover756eca32016-07-26 16:45:30 +0000274}
275
Tim Northover9267ac52016-12-05 21:47:07 +0000276MachineInstrBuilder MachineIRBuilder::buildConstant(unsigned Res,
277 const ConstantInt &Val) {
278 LLT Ty = MRI->getType(Res);
Tim Northover1f8b1db2016-09-09 11:46:58 +0000279
Sam McCall03435f52016-12-06 10:14:36 +0000280 assert((Ty.isScalar() || Ty.isPointer()) && "invalid operand type");
Tim Northover9267ac52016-12-05 21:47:07 +0000281
282 const ConstantInt *NewVal = &Val;
283 if (Ty.getSizeInBits() != Val.getBitWidth())
284 NewVal = ConstantInt::get(MF->getFunction()->getContext(),
285 Val.getValue().sextOrTrunc(Ty.getSizeInBits()));
286
287 return buildInstr(TargetOpcode::G_CONSTANT).addDef(Res).addCImm(NewVal);
288}
289
290MachineInstrBuilder MachineIRBuilder::buildConstant(unsigned Res,
291 int64_t Val) {
292 auto IntN = IntegerType::get(MF->getFunction()->getContext(),
293 MRI->getType(Res).getSizeInBits());
294 ConstantInt *CI = ConstantInt::get(IntN, Val, true);
295 return buildConstant(Res, *CI);
Tim Northover9656f142016-08-04 20:54:13 +0000296}
297
Tim Northover0f140c72016-09-09 11:46:34 +0000298MachineInstrBuilder MachineIRBuilder::buildFConstant(unsigned Res,
299 const ConstantFP &Val) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000300 assert(MRI->getType(Res).isScalar() && "invalid operand type");
301
Tim Northover0f140c72016-09-09 11:46:34 +0000302 return buildInstr(TargetOpcode::G_FCONSTANT).addDef(Res).addFPImm(&Val);
Tim Northoverb16734f2016-08-19 20:09:15 +0000303}
304
Tim Northover0f140c72016-09-09 11:46:34 +0000305MachineInstrBuilder MachineIRBuilder::buildBrCond(unsigned Tst,
Tim Northover69c2ba52016-07-29 17:58:00 +0000306 MachineBasicBlock &Dest) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000307 assert(MRI->getType(Tst).isScalar() && "invalid operand type");
308
Tim Northover0f140c72016-09-09 11:46:34 +0000309 return buildInstr(TargetOpcode::G_BRCOND).addUse(Tst).addMBB(&Dest);
Tim Northover69c2ba52016-07-29 17:58:00 +0000310}
311
Tim Northover0f140c72016-09-09 11:46:34 +0000312MachineInstrBuilder MachineIRBuilder::buildLoad(unsigned Res, unsigned Addr,
313 MachineMemOperand &MMO) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000314 assert(MRI->getType(Res).isValid() && "invalid operand type");
315 assert(MRI->getType(Addr).isPointer() && "invalid operand type");
316
Tim Northover0f140c72016-09-09 11:46:34 +0000317 return buildInstr(TargetOpcode::G_LOAD)
Tim Northovera51575f2016-07-29 17:43:52 +0000318 .addDef(Res)
319 .addUse(Addr)
320 .addMemOperand(&MMO);
Tim Northoverad2b7172016-07-26 20:23:26 +0000321}
322
Tim Northover0f140c72016-09-09 11:46:34 +0000323MachineInstrBuilder MachineIRBuilder::buildStore(unsigned Val, unsigned Addr,
324 MachineMemOperand &MMO) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000325 assert(MRI->getType(Val).isValid() && "invalid operand type");
326 assert(MRI->getType(Addr).isPointer() && "invalid operand type");
327
Tim Northover0f140c72016-09-09 11:46:34 +0000328 return buildInstr(TargetOpcode::G_STORE)
Tim Northovera51575f2016-07-29 17:43:52 +0000329 .addUse(Val)
330 .addUse(Addr)
331 .addMemOperand(&MMO);
Tim Northoverad2b7172016-07-26 20:23:26 +0000332}
333
Tim Northover0f140c72016-09-09 11:46:34 +0000334MachineInstrBuilder MachineIRBuilder::buildUAdde(unsigned Res,
335 unsigned CarryOut,
336 unsigned Op0, unsigned Op1,
337 unsigned CarryIn) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000338 assert(MRI->getType(Res).isScalar() && "invalid operand type");
339 assert(MRI->getType(Res) == MRI->getType(Op0) &&
340 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
341 assert(MRI->getType(CarryOut).isScalar() && "invalid operand type");
342 assert(MRI->getType(CarryOut) == MRI->getType(CarryIn) && "type mismatch");
343
Tim Northover0f140c72016-09-09 11:46:34 +0000344 return buildInstr(TargetOpcode::G_UADDE)
Tim Northover9656f142016-08-04 20:54:13 +0000345 .addDef(Res)
346 .addDef(CarryOut)
347 .addUse(Op0)
348 .addUse(Op1)
349 .addUse(CarryIn);
350}
351
Tim Northover0f140c72016-09-09 11:46:34 +0000352MachineInstrBuilder MachineIRBuilder::buildAnyExt(unsigned Res, unsigned Op) {
353 validateTruncExt(Res, Op, true);
354 return buildInstr(TargetOpcode::G_ANYEXT).addDef(Res).addUse(Op);
Tim Northover32335812016-08-04 18:35:11 +0000355}
356
Tim Northover0f140c72016-09-09 11:46:34 +0000357MachineInstrBuilder MachineIRBuilder::buildSExt(unsigned Res, unsigned Op) {
358 validateTruncExt(Res, Op, true);
359 return buildInstr(TargetOpcode::G_SEXT).addDef(Res).addUse(Op);
Tim Northover6cd4b232016-08-23 21:01:26 +0000360}
361
Tim Northover0f140c72016-09-09 11:46:34 +0000362MachineInstrBuilder MachineIRBuilder::buildZExt(unsigned Res, unsigned Op) {
363 validateTruncExt(Res, Op, true);
364 return buildInstr(TargetOpcode::G_ZEXT).addDef(Res).addUse(Op);
Tim Northover6cd4b232016-08-23 21:01:26 +0000365}
366
Tim Northovera7653b32016-09-12 11:20:22 +0000367MachineInstrBuilder MachineIRBuilder::buildSExtOrTrunc(unsigned Res,
368 unsigned Op) {
369 unsigned Opcode = TargetOpcode::COPY;
370 if (MRI->getType(Res).getSizeInBits() > MRI->getType(Op).getSizeInBits())
371 Opcode = TargetOpcode::G_SEXT;
372 else if (MRI->getType(Res).getSizeInBits() < MRI->getType(Op).getSizeInBits())
373 Opcode = TargetOpcode::G_TRUNC;
374
375 return buildInstr(Opcode).addDef(Res).addUse(Op);
376}
377
Tim Northoverc3e3f592017-02-03 18:22:45 +0000378MachineInstrBuilder MachineIRBuilder::buildZExtOrTrunc(unsigned Res,
379 unsigned Op) {
380 unsigned Opcode = TargetOpcode::COPY;
381 if (MRI->getType(Res).getSizeInBits() > MRI->getType(Op).getSizeInBits())
382 Opcode = TargetOpcode::G_ZEXT;
383 else if (MRI->getType(Res).getSizeInBits() < MRI->getType(Op).getSizeInBits())
384 Opcode = TargetOpcode::G_TRUNC;
385
386 return buildInstr(Opcode).addDef(Res).addUse(Op);
387}
388
Tim Northover95b6d5f2017-03-06 19:04:17 +0000389MachineInstrBuilder MachineIRBuilder::buildCast(unsigned Dst, unsigned Src) {
390 LLT SrcTy = MRI->getType(Src);
391 LLT DstTy = MRI->getType(Dst);
392 if (SrcTy == DstTy)
393 return buildCopy(Dst, Src);
394
395 unsigned Opcode;
396 if (SrcTy.isPointer() && DstTy.isScalar())
397 Opcode = TargetOpcode::G_PTRTOINT;
398 else if (DstTy.isPointer() && SrcTy.isScalar())
399 Opcode = TargetOpcode::G_INTTOPTR;
400 else {
401 assert(!SrcTy.isPointer() && !DstTy.isPointer() && "n G_ADDRCAST yet");
402 Opcode = TargetOpcode::G_BITCAST;
403 }
404
405 return buildInstr(Opcode).addDef(Dst).addUse(Src);
406}
407
Tim Northoverc2c545b2017-03-06 23:50:28 +0000408MachineInstrBuilder MachineIRBuilder::buildExtract(unsigned Res, unsigned Src,
409 uint64_t Index) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000410#ifndef NDEBUG
Tim Northover1f8b1db2016-09-09 11:46:58 +0000411 assert(MRI->getType(Src).isValid() && "invalid operand type");
Tim Northoverc2c545b2017-03-06 23:50:28 +0000412 assert(MRI->getType(Res).isValid() && "invalid operand type");
413 assert(Index + MRI->getType(Res).getSizeInBits() <=
414 MRI->getType(Src).getSizeInBits() &&
415 "extracting off end of register");
Tim Northover1f8b1db2016-09-09 11:46:58 +0000416#endif
417
Tim Northoverc2c545b2017-03-06 23:50:28 +0000418 if (MRI->getType(Res).getSizeInBits() == MRI->getType(Src).getSizeInBits()) {
419 assert(Index == 0 && "insertion past the end of a register");
420 return buildCast(Res, Src);
421 }
Tim Northover33b07d62016-07-22 20:03:43 +0000422
Tim Northoverc2c545b2017-03-06 23:50:28 +0000423 return buildInstr(TargetOpcode::G_EXTRACT)
424 .addDef(Res)
425 .addUse(Src)
426 .addImm(Index);
Tim Northover33b07d62016-07-22 20:03:43 +0000427}
428
Tim Northoverb57bf2a2017-06-23 16:15:37 +0000429void MachineIRBuilder::buildSequence(unsigned Res, ArrayRef<unsigned> Ops,
430 ArrayRef<uint64_t> Indices) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000431#ifndef NDEBUG
Tim Northover0f140c72016-09-09 11:46:34 +0000432 assert(Ops.size() == Indices.size() && "incompatible args");
Tim Northover26b76f22016-08-19 18:32:14 +0000433 assert(!Ops.empty() && "invalid trivial sequence");
Tim Northover991b12b2016-08-30 20:51:25 +0000434 assert(std::is_sorted(Indices.begin(), Indices.end()) &&
435 "sequence offsets must be in ascending order");
Tim Northover91c81732016-08-19 17:17:06 +0000436
Tim Northover1f8b1db2016-09-09 11:46:58 +0000437 assert(MRI->getType(Res).isValid() && "invalid operand type");
438 for (auto Op : Ops)
439 assert(MRI->getType(Op).isValid() && "invalid operand type");
440#endif
441
Tim Northoverb57bf2a2017-06-23 16:15:37 +0000442 LLT ResTy = MRI->getType(Res);
443 LLT OpTy = MRI->getType(Ops[0]);
444 unsigned OpSize = OpTy.getSizeInBits();
445 bool MaybeMerge = true;
Tim Northover91c81732016-08-19 17:17:06 +0000446 for (unsigned i = 0; i < Ops.size(); ++i) {
Tim Northoverb57bf2a2017-06-23 16:15:37 +0000447 if (MRI->getType(Ops[i]) != OpTy || Indices[i] != i * OpSize) {
448 MaybeMerge = false;
449 break;
450 }
Tim Northover91c81732016-08-19 17:17:06 +0000451 }
Tim Northoverb57bf2a2017-06-23 16:15:37 +0000452
453 if (MaybeMerge && Ops.size() * OpSize == ResTy.getSizeInBits()) {
454 buildMerge(Res, Ops);
455 return;
456 }
457
458 unsigned ResIn = MRI->createGenericVirtualRegister(ResTy);
459 buildUndef(ResIn);
460
461 for (unsigned i = 0; i < Ops.size(); ++i) {
462 unsigned ResOut =
463 i + 1 == Ops.size() ? Res : MRI->createGenericVirtualRegister(ResTy);
464 buildInsert(ResOut, ResIn, Ops[i], Indices[i]);
465 ResIn = ResOut;
466 }
Tim Northover33b07d62016-07-22 20:03:43 +0000467}
Tim Northover5fb414d2016-07-29 22:32:36 +0000468
Tim Northover81dafc12017-03-06 18:36:40 +0000469MachineInstrBuilder MachineIRBuilder::buildUndef(unsigned Res) {
470 return buildInstr(TargetOpcode::IMPLICIT_DEF).addDef(Res);
471}
472
Tim Northoverbf017292017-03-03 22:46:09 +0000473MachineInstrBuilder MachineIRBuilder::buildMerge(unsigned Res,
474 ArrayRef<unsigned> Ops) {
475
476#ifndef NDEBUG
477 assert(!Ops.empty() && "invalid trivial sequence");
478 LLT Ty = MRI->getType(Ops[0]);
479 for (auto Reg : Ops)
480 assert(MRI->getType(Reg) == Ty && "type mismatch in input list");
481 assert(Ops.size() * MRI->getType(Ops[0]).getSizeInBits() ==
482 MRI->getType(Res).getSizeInBits() &&
483 "input operands do not cover output register");
484#endif
485
Tim Northoverc2d5e6d2017-06-26 20:34:13 +0000486 if (Ops.size() == 1)
Tim Northover849fcca2017-06-27 21:41:40 +0000487 return buildCast(Res, Ops[0]);
Tim Northoverc2d5e6d2017-06-26 20:34:13 +0000488
Tim Northoverbf017292017-03-03 22:46:09 +0000489 MachineInstrBuilder MIB = buildInstr(TargetOpcode::G_MERGE_VALUES);
490 MIB.addDef(Res);
491 for (unsigned i = 0; i < Ops.size(); ++i)
492 MIB.addUse(Ops[i]);
493 return MIB;
494}
495
496MachineInstrBuilder MachineIRBuilder::buildUnmerge(ArrayRef<unsigned> Res,
497 unsigned Op) {
498
499#ifndef NDEBUG
500 assert(!Res.empty() && "invalid trivial sequence");
501 LLT Ty = MRI->getType(Res[0]);
502 for (auto Reg : Res)
503 assert(MRI->getType(Reg) == Ty && "type mismatch in input list");
504 assert(Res.size() * MRI->getType(Res[0]).getSizeInBits() ==
505 MRI->getType(Op).getSizeInBits() &&
506 "input operands do not cover output register");
507#endif
508
509 MachineInstrBuilder MIB = buildInstr(TargetOpcode::G_UNMERGE_VALUES);
510 for (unsigned i = 0; i < Res.size(); ++i)
511 MIB.addDef(Res[i]);
512 MIB.addUse(Op);
513 return MIB;
514}
515
Tim Northover3e6a7af2017-03-03 23:05:47 +0000516MachineInstrBuilder MachineIRBuilder::buildInsert(unsigned Res, unsigned Src,
517 unsigned Op, unsigned Index) {
Tim Northover95b6d5f2017-03-06 19:04:17 +0000518 if (MRI->getType(Res).getSizeInBits() == MRI->getType(Op).getSizeInBits()) {
519 assert(Index == 0 && "insertion past the end of a register");
520 return buildCast(Res, Op);
521 }
522
Tim Northover3e6a7af2017-03-03 23:05:47 +0000523 return buildInstr(TargetOpcode::G_INSERT)
524 .addDef(Res)
525 .addUse(Src)
526 .addUse(Op)
527 .addImm(Index);
528}
529
Tim Northover0f140c72016-09-09 11:46:34 +0000530MachineInstrBuilder MachineIRBuilder::buildIntrinsic(Intrinsic::ID ID,
Tim Northover5fb414d2016-07-29 22:32:36 +0000531 unsigned Res,
532 bool HasSideEffects) {
533 auto MIB =
534 buildInstr(HasSideEffects ? TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS
Tim Northover0f140c72016-09-09 11:46:34 +0000535 : TargetOpcode::G_INTRINSIC);
Tim Northover5fb414d2016-07-29 22:32:36 +0000536 if (Res)
537 MIB.addDef(Res);
538 MIB.addIntrinsicID(ID);
539 return MIB;
540}
Tim Northover32335812016-08-04 18:35:11 +0000541
Tim Northover0f140c72016-09-09 11:46:34 +0000542MachineInstrBuilder MachineIRBuilder::buildTrunc(unsigned Res, unsigned Op) {
543 validateTruncExt(Res, Op, false);
544 return buildInstr(TargetOpcode::G_TRUNC).addDef(Res).addUse(Op);
Tim Northover32335812016-08-04 18:35:11 +0000545}
Tim Northoverde3aea0412016-08-17 20:25:25 +0000546
Tim Northover0f140c72016-09-09 11:46:34 +0000547MachineInstrBuilder MachineIRBuilder::buildFPTrunc(unsigned Res, unsigned Op) {
548 validateTruncExt(Res, Op, false);
549 return buildInstr(TargetOpcode::G_FPTRUNC).addDef(Res).addUse(Op);
Tim Northovera11be042016-08-19 22:40:08 +0000550}
551
Tim Northover0f140c72016-09-09 11:46:34 +0000552MachineInstrBuilder MachineIRBuilder::buildICmp(CmpInst::Predicate Pred,
Tim Northoverde3aea0412016-08-17 20:25:25 +0000553 unsigned Res, unsigned Op0,
554 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000555#ifndef NDEBUG
Tim Northover1f8b1db2016-09-09 11:46:58 +0000556 assert(MRI->getType(Op0) == MRI->getType(Op0) && "type mismatch");
557 assert(CmpInst::isIntPredicate(Pred) && "invalid predicate");
Tim Northover4cf0a482016-09-15 10:40:38 +0000558 if (MRI->getType(Op0).isScalar() || MRI->getType(Op0).isPointer())
Tim Northover1f8b1db2016-09-09 11:46:58 +0000559 assert(MRI->getType(Res).isScalar() && "type mismatch");
560 else
561 assert(MRI->getType(Res).isVector() &&
562 MRI->getType(Res).getNumElements() ==
563 MRI->getType(Op0).getNumElements() &&
564 "type mismatch");
565#endif
566
Tim Northover0f140c72016-09-09 11:46:34 +0000567 return buildInstr(TargetOpcode::G_ICMP)
Tim Northoverde3aea0412016-08-17 20:25:25 +0000568 .addDef(Res)
569 .addPredicate(Pred)
570 .addUse(Op0)
571 .addUse(Op1);
572}
Tim Northover5a28c362016-08-19 20:09:07 +0000573
Tim Northover0f140c72016-09-09 11:46:34 +0000574MachineInstrBuilder MachineIRBuilder::buildFCmp(CmpInst::Predicate Pred,
Tim Northoverd5c23bc2016-08-19 20:48:16 +0000575 unsigned Res, unsigned Op0,
576 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000577#ifndef NDEBUG
578 assert((MRI->getType(Op0).isScalar() || MRI->getType(Op0).isVector()) &&
579 "invalid operand type");
580 assert(MRI->getType(Op0) == MRI->getType(Op1) && "type mismatch");
581 assert(CmpInst::isFPPredicate(Pred) && "invalid predicate");
582 if (MRI->getType(Op0).isScalar())
583 assert(MRI->getType(Res).isScalar() && "type mismatch");
584 else
585 assert(MRI->getType(Res).isVector() &&
586 MRI->getType(Res).getNumElements() ==
587 MRI->getType(Op0).getNumElements() &&
588 "type mismatch");
589#endif
590
Tim Northover0f140c72016-09-09 11:46:34 +0000591 return buildInstr(TargetOpcode::G_FCMP)
Tim Northoverd5c23bc2016-08-19 20:48:16 +0000592 .addDef(Res)
593 .addPredicate(Pred)
594 .addUse(Op0)
595 .addUse(Op1);
596}
597
Tim Northover0f140c72016-09-09 11:46:34 +0000598MachineInstrBuilder MachineIRBuilder::buildSelect(unsigned Res, unsigned Tst,
Tim Northover5a28c362016-08-19 20:09:07 +0000599 unsigned Op0, unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000600#ifndef NDEBUG
Tim Northoverf50f2f32016-12-06 18:38:34 +0000601 LLT ResTy = MRI->getType(Res);
602 assert((ResTy.isScalar() || ResTy.isVector() || ResTy.isPointer()) &&
Tim Northover1f8b1db2016-09-09 11:46:58 +0000603 "invalid operand type");
Tim Northoverf50f2f32016-12-06 18:38:34 +0000604 assert(ResTy == MRI->getType(Op0) && ResTy == MRI->getType(Op1) &&
605 "type mismatch");
606 if (ResTy.isScalar() || ResTy.isPointer())
Tim Northover1f8b1db2016-09-09 11:46:58 +0000607 assert(MRI->getType(Tst).isScalar() && "type mismatch");
608 else
Ahmed Bougacha38455ea2017-03-07 20:53:03 +0000609 assert((MRI->getType(Tst).isScalar() ||
610 (MRI->getType(Tst).isVector() &&
611 MRI->getType(Tst).getNumElements() ==
612 MRI->getType(Op0).getNumElements())) &&
Tim Northover1f8b1db2016-09-09 11:46:58 +0000613 "type mismatch");
614#endif
615
Tim Northover0f140c72016-09-09 11:46:34 +0000616 return buildInstr(TargetOpcode::G_SELECT)
Tim Northover5a28c362016-08-19 20:09:07 +0000617 .addDef(Res)
618 .addUse(Tst)
619 .addUse(Op0)
620 .addUse(Op1);
621}
Tim Northoverbdf67c92016-08-23 21:01:33 +0000622
Volkan Keles04cb08c2017-03-10 19:08:28 +0000623MachineInstrBuilder MachineIRBuilder::buildInsertVectorElement(unsigned Res,
624 unsigned Val,
625 unsigned Elt,
626 unsigned Idx) {
627#ifndef NDEBUG
628 LLT ResTy = MRI->getType(Res);
629 LLT ValTy = MRI->getType(Val);
630 LLT EltTy = MRI->getType(Elt);
631 LLT IdxTy = MRI->getType(Idx);
632 assert(ResTy.isVector() && ValTy.isVector() && "invalid operand type");
Kristof Beyls0f36e682017-04-19 07:23:57 +0000633 assert(IdxTy.isScalar() && "invalid operand type");
Volkan Keles04cb08c2017-03-10 19:08:28 +0000634 assert(ResTy.getNumElements() == ValTy.getNumElements() && "type mismatch");
635 assert(ResTy.getElementType() == EltTy && "type mismatch");
636#endif
637
638 return buildInstr(TargetOpcode::G_INSERT_VECTOR_ELT)
639 .addDef(Res)
640 .addUse(Val)
641 .addUse(Elt)
642 .addUse(Idx);
643}
644
645MachineInstrBuilder MachineIRBuilder::buildExtractVectorElement(unsigned Res,
646 unsigned Val,
647 unsigned Idx) {
648#ifndef NDEBUG
649 LLT ResTy = MRI->getType(Res);
650 LLT ValTy = MRI->getType(Val);
651 LLT IdxTy = MRI->getType(Idx);
652 assert(ValTy.isVector() && "invalid operand type");
Kristof Beyls0f36e682017-04-19 07:23:57 +0000653 assert((ResTy.isScalar() || ResTy.isPointer()) && "invalid operand type");
654 assert(IdxTy.isScalar() && "invalid operand type");
Volkan Keles04cb08c2017-03-10 19:08:28 +0000655 assert(ValTy.getElementType() == ResTy && "type mismatch");
656#endif
657
658 return buildInstr(TargetOpcode::G_EXTRACT_VECTOR_ELT)
659 .addDef(Res)
660 .addUse(Val)
661 .addUse(Idx);
662}
663
Tim Northover0f140c72016-09-09 11:46:34 +0000664void MachineIRBuilder::validateTruncExt(unsigned Dst, unsigned Src,
665 bool IsExtend) {
Richard Smith418237b2016-08-23 22:14:15 +0000666#ifndef NDEBUG
Tim Northover0f140c72016-09-09 11:46:34 +0000667 LLT SrcTy = MRI->getType(Src);
668 LLT DstTy = MRI->getType(Dst);
Tim Northoverbdf67c92016-08-23 21:01:33 +0000669
670 if (DstTy.isVector()) {
671 assert(SrcTy.isVector() && "mismatched cast between vecot and non-vector");
672 assert(SrcTy.getNumElements() == DstTy.getNumElements() &&
673 "different number of elements in a trunc/ext");
674 } else
675 assert(DstTy.isScalar() && SrcTy.isScalar() && "invalid extend/trunc");
676
677 if (IsExtend)
678 assert(DstTy.getSizeInBits() > SrcTy.getSizeInBits() &&
679 "invalid narrowing extend");
680 else
681 assert(DstTy.getSizeInBits() < SrcTy.getSizeInBits() &&
682 "invalid widening trunc");
Richard Smith418237b2016-08-23 22:14:15 +0000683#endif
Tim Northoverbdf67c92016-08-23 21:01:33 +0000684}