blob: 4274f8dcb4cba419e34b2a3e3af4ac60a39187ce [file] [log] [blame]
Johannes Berg8ca151b2013-01-24 14:25:36 +01001/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +02008 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8b4139d2014-07-24 14:05:26 +02009 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
Johannes Berg8ca151b2013-01-24 14:25:36 +010010 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of version 2 of the GNU General Public License as
13 * published by the Free Software Foundation.
14 *
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
23 * USA
24 *
25 * The full GNU General Public License is included in this distribution
Emmanuel Grumbach410dc5a2013-02-18 09:22:28 +020026 * in the file called COPYING.
Johannes Berg8ca151b2013-01-24 14:25:36 +010027 *
28 * Contact Information:
29 * Intel Linux Wireless <ilw@linux.intel.com>
30 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
31 *
32 * BSD LICENSE
33 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +020034 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8b4139d2014-07-24 14:05:26 +020035 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
Johannes Berg8ca151b2013-01-24 14:25:36 +010036 * All rights reserved.
37 *
38 * Redistribution and use in source and binary forms, with or without
39 * modification, are permitted provided that the following conditions
40 * are met:
41 *
42 * * Redistributions of source code must retain the above copyright
43 * notice, this list of conditions and the following disclaimer.
44 * * Redistributions in binary form must reproduce the above copyright
45 * notice, this list of conditions and the following disclaimer in
46 * the documentation and/or other materials provided with the
47 * distribution.
48 * * Neither the name Intel Corporation nor the names of its
49 * contributors may be used to endorse or promote products derived
50 * from this software without specific prior written permission.
51 *
52 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
53 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
54 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
55 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
56 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
57 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
58 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
59 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
60 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
61 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
62 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
63 *
64 *****************************************************************************/
65
66#ifndef __fw_api_h__
67#define __fw_api_h__
68
69#include "fw-api-rs.h"
70#include "fw-api-tx.h"
71#include "fw-api-sta.h"
72#include "fw-api-mac.h"
73#include "fw-api-power.h"
74#include "fw-api-d3.h"
Emmanuel Grumbach5b7ff612014-03-11 19:27:45 +020075#include "fw-api-coex.h"
Haim Dreyfusse820c2d2014-04-06 11:19:09 +030076#include "fw-api-scan.h"
Johannes Berg8ca151b2013-01-24 14:25:36 +010077
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020078/* maximal number of Tx queues in any platform */
79#define IWL_MVM_MAX_QUEUES 20
80
81/* Tx queue numbers */
Johannes Berg8ca151b2013-01-24 14:25:36 +010082enum {
83 IWL_MVM_OFFCHANNEL_QUEUE = 8,
84 IWL_MVM_CMD_QUEUE = 9,
Johannes Berg8ca151b2013-01-24 14:25:36 +010085};
86
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020087#define IWL_MVM_CMD_FIFO 7
88
Johannes Berg8ca151b2013-01-24 14:25:36 +010089#define IWL_MVM_STATION_COUNT 16
90
Arik Nemtsovcf7b4912014-05-15 11:44:40 +030091#define IWL_MVM_TDLS_STA_COUNT 4
92
Johannes Berg8ca151b2013-01-24 14:25:36 +010093/* commands */
94enum {
95 MVM_ALIVE = 0x1,
96 REPLY_ERROR = 0x2,
97
98 INIT_COMPLETE_NOTIF = 0x4,
99
100 /* PHY context commands */
101 PHY_CONTEXT_CMD = 0x8,
102 DBG_CFG = 0x9,
Emmanuel Grumbachb9fae2d2014-02-17 11:24:10 +0200103 ANTENNA_COUPLING_NOTIFICATION = 0xa,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100104
105 /* station table */
Max Stepanov5a258aa2013-04-07 09:11:21 +0300106 ADD_STA_KEY = 0x17,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100107 ADD_STA = 0x18,
108 REMOVE_STA = 0x19,
109
110 /* TX */
111 TX_CMD = 0x1c,
112 TXPATH_FLUSH = 0x1e,
113 MGMT_MCAST_KEY = 0x1f,
114
115 /* global key */
116 WEP_KEY = 0x20,
117
118 /* MAC and Binding commands */
119 MAC_CONTEXT_CMD = 0x28,
120 TIME_EVENT_CMD = 0x29, /* both CMD and response */
121 TIME_EVENT_NOTIFICATION = 0x2a,
122 BINDING_CONTEXT_CMD = 0x2b,
123 TIME_QUOTA_CMD = 0x2c,
Johannes Berg4ac6cb52013-08-08 09:30:13 +0200124 NON_QOS_TX_COUNTER_CMD = 0x2d,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100125
126 LQ_CMD = 0x4e,
127
128 /* Calibration */
129 TEMPERATURE_NOTIFICATION = 0x62,
130 CALIBRATION_CFG_CMD = 0x65,
131 CALIBRATION_RES_NOTIFICATION = 0x66,
132 CALIBRATION_COMPLETE_NOTIFICATION = 0x67,
133 RADIO_VERSION_NOTIFICATION = 0x68,
134
135 /* Scan offload */
136 SCAN_OFFLOAD_REQUEST_CMD = 0x51,
137 SCAN_OFFLOAD_ABORT_CMD = 0x52,
Ariej Marjieh720befbf2014-07-07 09:04:58 +0300138 HOT_SPOT_CMD = 0x53,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100139 SCAN_OFFLOAD_COMPLETE = 0x6D,
140 SCAN_OFFLOAD_UPDATE_PROFILES_CMD = 0x6E,
141 SCAN_OFFLOAD_CONFIG_CMD = 0x6f,
David Spinadel35a000b2013-08-28 09:29:43 +0300142 MATCH_FOUND_NOTIFICATION = 0xd9,
David Spinadelfb98be52014-05-04 12:51:10 +0300143 SCAN_ITERATION_COMPLETE = 0xe7,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100144
145 /* Phy */
146 PHY_CONFIGURATION_CMD = 0x6a,
147 CALIB_RES_NOTIF_PHY_DB = 0x6b,
148 /* PHY_DB_CMD = 0x6c, */
149
Alexander Bondare811ada2013-03-10 15:29:44 +0200150 /* Power - legacy power table command */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100151 POWER_TABLE_CMD = 0x77,
Alexander Bondar175a70b2013-04-14 20:59:37 +0300152 PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION = 0x78,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100153
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +0300154 /* Thermal Throttling*/
155 REPLY_THERMAL_MNG_BACKOFF = 0x7e,
156
Johannes Berg8ca151b2013-01-24 14:25:36 +0100157 /* Scanning */
158 SCAN_REQUEST_CMD = 0x80,
159 SCAN_ABORT_CMD = 0x81,
160 SCAN_START_NOTIFICATION = 0x82,
161 SCAN_RESULTS_NOTIFICATION = 0x83,
162 SCAN_COMPLETE_NOTIFICATION = 0x84,
163
164 /* NVM */
165 NVM_ACCESS_CMD = 0x88,
166
167 SET_CALIB_DEFAULT_CMD = 0x8e,
168
Ilan Peer571765c2013-03-05 15:26:03 +0200169 BEACON_NOTIFICATION = 0x90,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100170 BEACON_TEMPLATE_CMD = 0x91,
171 TX_ANT_CONFIGURATION_CMD = 0x98,
172 STATISTICS_NOTIFICATION = 0x9d,
Johannes Berg3e56ead2013-02-15 22:23:18 +0100173 EOSP_NOTIFICATION = 0x9e,
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300174 REDUCE_TX_POWER_CMD = 0x9f,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100175
176 /* RF-KILL commands and notifications */
177 CARD_STATE_CMD = 0xa0,
178 CARD_STATE_NOTIFICATION = 0xa1,
179
Hila Gonend64048e2013-03-13 18:00:03 +0200180 MISSED_BEACONS_NOTIFICATION = 0xa2,
181
Alexander Bondare811ada2013-03-10 15:29:44 +0200182 /* Power - new power table command */
183 MAC_PM_POWER_TABLE = 0xa9,
184
Johannes Berg8ca151b2013-01-24 14:25:36 +0100185 REPLY_RX_PHY_CMD = 0xc0,
186 REPLY_RX_MPDU_CMD = 0xc1,
187 BA_NOTIF = 0xc5,
188
Matti Gottlieba2d79c52014-08-25 14:41:23 +0300189 MARKER_CMD = 0xcb,
190
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200191 /* BT Coex */
192 BT_COEX_PRIO_TABLE = 0xcc,
193 BT_COEX_PROT_ENV = 0xcd,
194 BT_PROFILE_NOTIFICATION = 0xce,
Emmanuel Grumbach430a3bb2014-04-02 09:55:16 +0300195 BT_CONFIG = 0x9b,
196 BT_COEX_UPDATE_SW_BOOST = 0x5a,
197 BT_COEX_UPDATE_CORUN_LUT = 0x5b,
198 BT_COEX_UPDATE_REDUCED_TXP = 0x5c,
Emmanuel Grumbachdac94da2013-06-18 07:35:27 +0300199 BT_COEX_CI = 0x5d,
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200200
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +0200201 REPLY_SF_CFG_CMD = 0xd1,
Hila Gonen7df15b12012-12-12 11:16:19 +0200202 REPLY_BEACON_FILTERING_CMD = 0xd2,
203
Johannes Berg8ca151b2013-01-24 14:25:36 +0100204 REPLY_DEBUG_CMD = 0xf0,
205 DEBUG_LOG_MSG = 0xf7,
206
Eliad Pellerc87163b2014-01-08 10:11:11 +0200207 BCAST_FILTER_CMD = 0xcf,
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +0300208 MCAST_FILTER_CMD = 0xd0,
209
Johannes Berg8ca151b2013-01-24 14:25:36 +0100210 /* D3 commands/notifications */
211 D3_CONFIG_CMD = 0xd3,
212 PROT_OFFLOAD_CONFIG_CMD = 0xd4,
213 OFFLOADS_QUERY_CMD = 0xd5,
214 REMOTE_WAKE_CONFIG_CMD = 0xd6,
Arik Nemtsov98ee7782013-10-02 16:58:09 +0300215 D0I3_END_CMD = 0xed,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100216
217 /* for WoWLAN in particular */
218 WOWLAN_PATTERNS = 0xe0,
219 WOWLAN_CONFIGURATION = 0xe1,
220 WOWLAN_TSC_RSC_PARAM = 0xe2,
221 WOWLAN_TKIP_PARAM = 0xe3,
222 WOWLAN_KEK_KCK_MATERIAL = 0xe4,
223 WOWLAN_GET_STATUSES = 0xe5,
224 WOWLAN_TX_POWER_PER_DB = 0xe6,
225
226 /* and for NetDetect */
227 NET_DETECT_CONFIG_CMD = 0x54,
228 NET_DETECT_PROFILES_QUERY_CMD = 0x56,
229 NET_DETECT_PROFILES_CMD = 0x57,
230 NET_DETECT_HOTSPOTS_CMD = 0x58,
231 NET_DETECT_HOTSPOTS_QUERY_CMD = 0x59,
232
233 REPLY_MAX = 0xff,
234};
235
236/**
237 * struct iwl_cmd_response - generic response struct for most commands
238 * @status: status of the command asked, changes for each one
239 */
240struct iwl_cmd_response {
241 __le32 status;
242};
243
244/*
245 * struct iwl_tx_ant_cfg_cmd
246 * @valid: valid antenna configuration
247 */
248struct iwl_tx_ant_cfg_cmd {
249 __le32 valid;
250} __packed;
251
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300252/**
253 * struct iwl_reduce_tx_power_cmd - TX power reduction command
254 * REDUCE_TX_POWER_CMD = 0x9f
255 * @flags: (reserved for future implementation)
256 * @mac_context_id: id of the mac ctx for which we are reducing TX power.
257 * @pwr_restriction: TX power restriction in dBms.
258 */
259struct iwl_reduce_tx_power_cmd {
260 u8 flags;
261 u8 mac_context_id;
262 __le16 pwr_restriction;
263} __packed; /* TX_REDUCED_POWER_API_S_VER_1 */
264
Johannes Berg8ca151b2013-01-24 14:25:36 +0100265/*
266 * Calibration control struct.
267 * Sent as part of the phy configuration command.
268 * @flow_trigger: bitmap for which calibrations to perform according to
269 * flow triggers.
270 * @event_trigger: bitmap for which calibrations to perform according to
271 * event triggers.
272 */
273struct iwl_calib_ctrl {
274 __le32 flow_trigger;
275 __le32 event_trigger;
276} __packed;
277
278/* This enum defines the bitmap of various calibrations to enable in both
279 * init ucode and runtime ucode through CALIBRATION_CFG_CMD.
280 */
281enum iwl_calib_cfg {
282 IWL_CALIB_CFG_XTAL_IDX = BIT(0),
283 IWL_CALIB_CFG_TEMPERATURE_IDX = BIT(1),
284 IWL_CALIB_CFG_VOLTAGE_READ_IDX = BIT(2),
285 IWL_CALIB_CFG_PAPD_IDX = BIT(3),
286 IWL_CALIB_CFG_TX_PWR_IDX = BIT(4),
287 IWL_CALIB_CFG_DC_IDX = BIT(5),
288 IWL_CALIB_CFG_BB_FILTER_IDX = BIT(6),
289 IWL_CALIB_CFG_LO_LEAKAGE_IDX = BIT(7),
290 IWL_CALIB_CFG_TX_IQ_IDX = BIT(8),
291 IWL_CALIB_CFG_TX_IQ_SKEW_IDX = BIT(9),
292 IWL_CALIB_CFG_RX_IQ_IDX = BIT(10),
293 IWL_CALIB_CFG_RX_IQ_SKEW_IDX = BIT(11),
294 IWL_CALIB_CFG_SENSITIVITY_IDX = BIT(12),
295 IWL_CALIB_CFG_CHAIN_NOISE_IDX = BIT(13),
296 IWL_CALIB_CFG_DISCONNECTED_ANT_IDX = BIT(14),
297 IWL_CALIB_CFG_ANT_COUPLING_IDX = BIT(15),
298 IWL_CALIB_CFG_DAC_IDX = BIT(16),
299 IWL_CALIB_CFG_ABS_IDX = BIT(17),
300 IWL_CALIB_CFG_AGC_IDX = BIT(18),
301};
302
303/*
304 * Phy configuration command.
305 */
306struct iwl_phy_cfg_cmd {
307 __le32 phy_cfg;
308 struct iwl_calib_ctrl calib_control;
309} __packed;
310
311#define PHY_CFG_RADIO_TYPE (BIT(0) | BIT(1))
312#define PHY_CFG_RADIO_STEP (BIT(2) | BIT(3))
313#define PHY_CFG_RADIO_DASH (BIT(4) | BIT(5))
314#define PHY_CFG_PRODUCT_NUMBER (BIT(6) | BIT(7))
315#define PHY_CFG_TX_CHAIN_A BIT(8)
316#define PHY_CFG_TX_CHAIN_B BIT(9)
317#define PHY_CFG_TX_CHAIN_C BIT(10)
318#define PHY_CFG_RX_CHAIN_A BIT(12)
319#define PHY_CFG_RX_CHAIN_B BIT(13)
320#define PHY_CFG_RX_CHAIN_C BIT(14)
321
322
323/* Target of the NVM_ACCESS_CMD */
324enum {
325 NVM_ACCESS_TARGET_CACHE = 0,
326 NVM_ACCESS_TARGET_OTP = 1,
327 NVM_ACCESS_TARGET_EEPROM = 2,
328};
329
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200330/* Section types for NVM_ACCESS_CMD */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100331enum {
Eran Hararyae2b21b2014-01-09 08:08:24 +0200332 NVM_SECTION_TYPE_SW = 1,
Eran Harary77db0a32014-02-04 14:21:38 +0200333 NVM_SECTION_TYPE_REGULATORY = 3,
Eran Hararyae2b21b2014-01-09 08:08:24 +0200334 NVM_SECTION_TYPE_CALIBRATION = 4,
335 NVM_SECTION_TYPE_PRODUCTION = 5,
Eran Harary77db0a32014-02-04 14:21:38 +0200336 NVM_SECTION_TYPE_MAC_OVERRIDE = 11,
337 NVM_MAX_NUM_SECTIONS = 12,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100338};
339
340/**
341 * struct iwl_nvm_access_cmd_ver2 - Request the device to send an NVM section
342 * @op_code: 0 - read, 1 - write
343 * @target: NVM_ACCESS_TARGET_*
344 * @type: NVM_SECTION_TYPE_*
345 * @offset: offset in bytes into the section
346 * @length: in bytes, to read/write
347 * @data: if write operation, the data to write. On read its empty
348 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200349struct iwl_nvm_access_cmd {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100350 u8 op_code;
351 u8 target;
352 __le16 type;
353 __le16 offset;
354 __le16 length;
355 u8 data[];
356} __packed; /* NVM_ACCESS_CMD_API_S_VER_2 */
357
358/**
359 * struct iwl_nvm_access_resp_ver2 - response to NVM_ACCESS_CMD
360 * @offset: offset in bytes into the section
361 * @length: in bytes, either how much was written or read
362 * @type: NVM_SECTION_TYPE_*
363 * @status: 0 for success, fail otherwise
364 * @data: if read operation, the data returned. Empty on write.
365 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200366struct iwl_nvm_access_resp {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100367 __le16 offset;
368 __le16 length;
369 __le16 type;
370 __le16 status;
371 u8 data[];
372} __packed; /* NVM_ACCESS_CMD_RESP_API_S_VER_2 */
373
374/* MVM_ALIVE 0x1 */
375
376/* alive response is_valid values */
377#define ALIVE_RESP_UCODE_OK BIT(0)
378#define ALIVE_RESP_RFKILL BIT(1)
379
380/* alive response ver_type values */
381enum {
382 FW_TYPE_HW = 0,
383 FW_TYPE_PROT = 1,
384 FW_TYPE_AP = 2,
385 FW_TYPE_WOWLAN = 3,
386 FW_TYPE_TIMING = 4,
387 FW_TYPE_WIPAN = 5
388};
389
390/* alive response ver_subtype values */
391enum {
392 FW_SUBTYPE_FULL_FEATURE = 0,
393 FW_SUBTYPE_BOOTSRAP = 1, /* Not valid */
394 FW_SUBTYPE_REDUCED = 2,
395 FW_SUBTYPE_ALIVE_ONLY = 3,
396 FW_SUBTYPE_WOWLAN = 4,
397 FW_SUBTYPE_AP_SUBTYPE = 5,
398 FW_SUBTYPE_WIPAN = 6,
399 FW_SUBTYPE_INITIALIZE = 9
400};
401
402#define IWL_ALIVE_STATUS_ERR 0xDEAD
403#define IWL_ALIVE_STATUS_OK 0xCAFE
404
405#define IWL_ALIVE_FLG_RFKILL BIT(0)
406
407struct mvm_alive_resp {
408 __le16 status;
409 __le16 flags;
410 u8 ucode_minor;
411 u8 ucode_major;
412 __le16 id;
413 u8 api_minor;
414 u8 api_major;
415 u8 ver_subtype;
416 u8 ver_type;
417 u8 mac;
418 u8 opt;
419 __le16 reserved2;
420 __le32 timestamp;
421 __le32 error_event_table_ptr; /* SRAM address for error log */
422 __le32 log_event_table_ptr; /* SRAM address for event log */
423 __le32 cpu_register_ptr;
424 __le32 dbgm_config_ptr;
425 __le32 alive_counter_ptr;
426 __le32 scd_base_ptr; /* SRAM address for SCD */
427} __packed; /* ALIVE_RES_API_S_VER_1 */
428
Eran Harary01a9ca52014-02-03 09:29:57 +0200429struct mvm_alive_resp_ver2 {
430 __le16 status;
431 __le16 flags;
432 u8 ucode_minor;
433 u8 ucode_major;
434 __le16 id;
435 u8 api_minor;
436 u8 api_major;
437 u8 ver_subtype;
438 u8 ver_type;
439 u8 mac;
440 u8 opt;
441 __le16 reserved2;
442 __le32 timestamp;
443 __le32 error_event_table_ptr; /* SRAM address for error log */
444 __le32 log_event_table_ptr; /* SRAM address for LMAC event log */
445 __le32 cpu_register_ptr;
446 __le32 dbgm_config_ptr;
447 __le32 alive_counter_ptr;
448 __le32 scd_base_ptr; /* SRAM address for SCD */
449 __le32 st_fwrd_addr; /* pointer to Store and forward */
450 __le32 st_fwrd_size;
451 u8 umac_minor; /* UMAC version: minor */
452 u8 umac_major; /* UMAC version: major */
453 __le16 umac_id; /* UMAC version: id */
454 __le32 error_info_addr; /* SRAM address for UMAC error log */
455 __le32 dbg_print_buff_addr;
456} __packed; /* ALIVE_RES_API_S_VER_2 */
457
Johannes Berg8ca151b2013-01-24 14:25:36 +0100458/* Error response/notification */
459enum {
460 FW_ERR_UNKNOWN_CMD = 0x0,
461 FW_ERR_INVALID_CMD_PARAM = 0x1,
462 FW_ERR_SERVICE = 0x2,
463 FW_ERR_ARC_MEMORY = 0x3,
464 FW_ERR_ARC_CODE = 0x4,
465 FW_ERR_WATCH_DOG = 0x5,
466 FW_ERR_WEP_GRP_KEY_INDX = 0x10,
467 FW_ERR_WEP_KEY_SIZE = 0x11,
468 FW_ERR_OBSOLETE_FUNC = 0x12,
469 FW_ERR_UNEXPECTED = 0xFE,
470 FW_ERR_FATAL = 0xFF
471};
472
473/**
474 * struct iwl_error_resp - FW error indication
475 * ( REPLY_ERROR = 0x2 )
476 * @error_type: one of FW_ERR_*
477 * @cmd_id: the command ID for which the error occured
478 * @bad_cmd_seq_num: sequence number of the erroneous command
479 * @error_service: which service created the error, applicable only if
480 * error_type = 2, otherwise 0
481 * @timestamp: TSF in usecs.
482 */
483struct iwl_error_resp {
484 __le32 error_type;
485 u8 cmd_id;
486 u8 reserved1;
487 __le16 bad_cmd_seq_num;
488 __le32 error_service;
489 __le64 timestamp;
490} __packed;
491
492
493/* Common PHY, MAC and Bindings definitions */
494
495#define MAX_MACS_IN_BINDING (3)
496#define MAX_BINDINGS (4)
497#define AUX_BINDING_INDEX (3)
498#define MAX_PHYS (4)
499
500/* Used to extract ID and color from the context dword */
501#define FW_CTXT_ID_POS (0)
502#define FW_CTXT_ID_MSK (0xff << FW_CTXT_ID_POS)
503#define FW_CTXT_COLOR_POS (8)
504#define FW_CTXT_COLOR_MSK (0xff << FW_CTXT_COLOR_POS)
505#define FW_CTXT_INVALID (0xffffffff)
506
507#define FW_CMD_ID_AND_COLOR(_id, _color) ((_id << FW_CTXT_ID_POS) |\
508 (_color << FW_CTXT_COLOR_POS))
509
510/* Possible actions on PHYs, MACs and Bindings */
511enum {
512 FW_CTXT_ACTION_STUB = 0,
513 FW_CTXT_ACTION_ADD,
514 FW_CTXT_ACTION_MODIFY,
515 FW_CTXT_ACTION_REMOVE,
516 FW_CTXT_ACTION_NUM
517}; /* COMMON_CONTEXT_ACTION_API_E_VER_1 */
518
519/* Time Events */
520
521/* Time Event types, according to MAC type */
522enum iwl_time_event_type {
523 /* BSS Station Events */
524 TE_BSS_STA_AGGRESSIVE_ASSOC,
525 TE_BSS_STA_ASSOC,
526 TE_BSS_EAP_DHCP_PROT,
527 TE_BSS_QUIET_PERIOD,
528
529 /* P2P Device Events */
530 TE_P2P_DEVICE_DISCOVERABLE,
531 TE_P2P_DEVICE_LISTEN,
532 TE_P2P_DEVICE_ACTION_SCAN,
533 TE_P2P_DEVICE_FULL_SCAN,
534
535 /* P2P Client Events */
536 TE_P2P_CLIENT_AGGRESSIVE_ASSOC,
537 TE_P2P_CLIENT_ASSOC,
538 TE_P2P_CLIENT_QUIET_PERIOD,
539
540 /* P2P GO Events */
541 TE_P2P_GO_ASSOC_PROT,
542 TE_P2P_GO_REPETITIVE_NOA,
543 TE_P2P_GO_CT_WINDOW,
544
545 /* WiDi Sync Events */
546 TE_WIDI_TX_SYNC,
547
Andrei Otcheretianski7f0a7c62014-05-04 11:48:12 +0300548 /* Channel Switch NoA */
549 TE_P2P_GO_CSA_NOA,
550
Johannes Berg8ca151b2013-01-24 14:25:36 +0100551 TE_MAX
552}; /* MAC_EVENT_TYPE_API_E_VER_1 */
553
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300554
555
556/* Time event - defines for command API v1 */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100557
558/*
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300559 * @TE_V1_FRAG_NONE: fragmentation of the time event is NOT allowed.
560 * @TE_V1_FRAG_SINGLE: fragmentation of the time event is allowed, but only
561 * the first fragment is scheduled.
562 * @TE_V1_FRAG_DUAL: fragmentation of the time event is allowed, but only
563 * the first 2 fragments are scheduled.
564 * @TE_V1_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
565 * number of fragments are valid.
Johannes Berg8ca151b2013-01-24 14:25:36 +0100566 *
567 * Other than the constant defined above, specifying a fragmentation value 'x'
568 * means that the event can be fragmented but only the first 'x' will be
569 * scheduled.
570 */
571enum {
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300572 TE_V1_FRAG_NONE = 0,
573 TE_V1_FRAG_SINGLE = 1,
574 TE_V1_FRAG_DUAL = 2,
575 TE_V1_FRAG_ENDLESS = 0xffffffff
Johannes Berg8ca151b2013-01-24 14:25:36 +0100576};
577
Johannes Berg8ca151b2013-01-24 14:25:36 +0100578/* If a Time Event can be fragmented, this is the max number of fragments */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300579#define TE_V1_FRAG_MAX_MSK 0x0fffffff
580/* Repeat the time event endlessly (until removed) */
581#define TE_V1_REPEAT_ENDLESS 0xffffffff
582/* If a Time Event has bounded repetitions, this is the maximal value */
583#define TE_V1_REPEAT_MAX_MSK_V1 0x0fffffff
584
585/* Time Event dependencies: none, on another TE, or in a specific time */
586enum {
587 TE_V1_INDEPENDENT = 0,
588 TE_V1_DEP_OTHER = BIT(0),
589 TE_V1_DEP_TSF = BIT(1),
590 TE_V1_EVENT_SOCIOPATHIC = BIT(2),
591}; /* MAC_EVENT_DEPENDENCY_POLICY_API_E_VER_2 */
592
593/*
594 * @TE_V1_NOTIF_NONE: no notifications
595 * @TE_V1_NOTIF_HOST_EVENT_START: request/receive notification on event start
596 * @TE_V1_NOTIF_HOST_EVENT_END:request/receive notification on event end
597 * @TE_V1_NOTIF_INTERNAL_EVENT_START: internal FW use
598 * @TE_V1_NOTIF_INTERNAL_EVENT_END: internal FW use.
599 * @TE_V1_NOTIF_HOST_FRAG_START: request/receive notification on frag start
600 * @TE_V1_NOTIF_HOST_FRAG_END:request/receive notification on frag end
601 * @TE_V1_NOTIF_INTERNAL_FRAG_START: internal FW use.
602 * @TE_V1_NOTIF_INTERNAL_FRAG_END: internal FW use.
603 *
604 * Supported Time event notifications configuration.
605 * A notification (both event and fragment) includes a status indicating weather
606 * the FW was able to schedule the event or not. For fragment start/end
607 * notification the status is always success. There is no start/end fragment
608 * notification for monolithic events.
609 */
610enum {
611 TE_V1_NOTIF_NONE = 0,
612 TE_V1_NOTIF_HOST_EVENT_START = BIT(0),
613 TE_V1_NOTIF_HOST_EVENT_END = BIT(1),
614 TE_V1_NOTIF_INTERNAL_EVENT_START = BIT(2),
615 TE_V1_NOTIF_INTERNAL_EVENT_END = BIT(3),
616 TE_V1_NOTIF_HOST_FRAG_START = BIT(4),
617 TE_V1_NOTIF_HOST_FRAG_END = BIT(5),
618 TE_V1_NOTIF_INTERNAL_FRAG_START = BIT(6),
619 TE_V1_NOTIF_INTERNAL_FRAG_END = BIT(7),
620}; /* MAC_EVENT_ACTION_API_E_VER_2 */
621
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300622/* Time event - defines for command API */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300623
624/*
625 * @TE_V2_FRAG_NONE: fragmentation of the time event is NOT allowed.
626 * @TE_V2_FRAG_SINGLE: fragmentation of the time event is allowed, but only
627 * the first fragment is scheduled.
628 * @TE_V2_FRAG_DUAL: fragmentation of the time event is allowed, but only
629 * the first 2 fragments are scheduled.
630 * @TE_V2_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
631 * number of fragments are valid.
632 *
633 * Other than the constant defined above, specifying a fragmentation value 'x'
634 * means that the event can be fragmented but only the first 'x' will be
635 * scheduled.
636 */
637enum {
638 TE_V2_FRAG_NONE = 0,
639 TE_V2_FRAG_SINGLE = 1,
640 TE_V2_FRAG_DUAL = 2,
641 TE_V2_FRAG_MAX = 0xfe,
642 TE_V2_FRAG_ENDLESS = 0xff
643};
644
645/* Repeat the time event endlessly (until removed) */
646#define TE_V2_REPEAT_ENDLESS 0xff
647/* If a Time Event has bounded repetitions, this is the maximal value */
648#define TE_V2_REPEAT_MAX 0xfe
649
650#define TE_V2_PLACEMENT_POS 12
651#define TE_V2_ABSENCE_POS 15
652
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300653/* Time event policy values
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300654 * A notification (both event and fragment) includes a status indicating weather
655 * the FW was able to schedule the event or not. For fragment start/end
656 * notification the status is always success. There is no start/end fragment
657 * notification for monolithic events.
658 *
659 * @TE_V2_DEFAULT_POLICY: independent, social, present, unoticable
660 * @TE_V2_NOTIF_HOST_EVENT_START: request/receive notification on event start
661 * @TE_V2_NOTIF_HOST_EVENT_END:request/receive notification on event end
662 * @TE_V2_NOTIF_INTERNAL_EVENT_START: internal FW use
663 * @TE_V2_NOTIF_INTERNAL_EVENT_END: internal FW use.
664 * @TE_V2_NOTIF_HOST_FRAG_START: request/receive notification on frag start
665 * @TE_V2_NOTIF_HOST_FRAG_END:request/receive notification on frag end
666 * @TE_V2_NOTIF_INTERNAL_FRAG_START: internal FW use.
667 * @TE_V2_NOTIF_INTERNAL_FRAG_END: internal FW use.
668 * @TE_V2_DEP_OTHER: depends on another time event
669 * @TE_V2_DEP_TSF: depends on a specific time
670 * @TE_V2_EVENT_SOCIOPATHIC: can't co-exist with other events of tha same MAC
671 * @TE_V2_ABSENCE: are we present or absent during the Time Event.
672 */
673enum {
674 TE_V2_DEFAULT_POLICY = 0x0,
675
676 /* notifications (event start/stop, fragment start/stop) */
677 TE_V2_NOTIF_HOST_EVENT_START = BIT(0),
678 TE_V2_NOTIF_HOST_EVENT_END = BIT(1),
679 TE_V2_NOTIF_INTERNAL_EVENT_START = BIT(2),
680 TE_V2_NOTIF_INTERNAL_EVENT_END = BIT(3),
681
682 TE_V2_NOTIF_HOST_FRAG_START = BIT(4),
683 TE_V2_NOTIF_HOST_FRAG_END = BIT(5),
684 TE_V2_NOTIF_INTERNAL_FRAG_START = BIT(6),
685 TE_V2_NOTIF_INTERNAL_FRAG_END = BIT(7),
Emmanuel Grumbach1f6bf072014-02-16 15:36:00 +0200686 T2_V2_START_IMMEDIATELY = BIT(11),
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300687
688 TE_V2_NOTIF_MSK = 0xff,
689
690 /* placement characteristics */
691 TE_V2_DEP_OTHER = BIT(TE_V2_PLACEMENT_POS),
692 TE_V2_DEP_TSF = BIT(TE_V2_PLACEMENT_POS + 1),
693 TE_V2_EVENT_SOCIOPATHIC = BIT(TE_V2_PLACEMENT_POS + 2),
694
695 /* are we present or absent during the Time Event. */
696 TE_V2_ABSENCE = BIT(TE_V2_ABSENCE_POS),
697};
698
699/**
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300700 * struct iwl_time_event_cmd_api - configuring Time Events
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300701 * with struct MAC_TIME_EVENT_DATA_API_S_VER_2 (see also
702 * with version 1. determined by IWL_UCODE_TLV_FLAGS)
703 * ( TIME_EVENT_CMD = 0x29 )
704 * @id_and_color: ID and color of the relevant MAC
705 * @action: action to perform, one of FW_CTXT_ACTION_*
706 * @id: this field has two meanings, depending on the action:
707 * If the action is ADD, then it means the type of event to add.
708 * For all other actions it is the unique event ID assigned when the
709 * event was added by the FW.
710 * @apply_time: When to start the Time Event (in GP2)
711 * @max_delay: maximum delay to event's start (apply time), in TU
712 * @depends_on: the unique ID of the event we depend on (if any)
713 * @interval: interval between repetitions, in TU
714 * @duration: duration of event in TU
715 * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS
716 * @max_frags: maximal number of fragments the Time Event can be divided to
717 * @policy: defines whether uCode shall notify the host or other uCode modules
718 * on event and/or fragment start and/or end
719 * using one of TE_INDEPENDENT, TE_DEP_OTHER, TE_DEP_TSF
720 * TE_EVENT_SOCIOPATHIC
721 * using TE_ABSENCE and using TE_NOTIF_*
722 */
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300723struct iwl_time_event_cmd {
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300724 /* COMMON_INDEX_HDR_API_S_VER_1 */
725 __le32 id_and_color;
726 __le32 action;
727 __le32 id;
728 /* MAC_TIME_EVENT_DATA_API_S_VER_2 */
729 __le32 apply_time;
730 __le32 max_delay;
731 __le32 depends_on;
732 __le32 interval;
733 __le32 duration;
734 u8 repeat;
735 u8 max_frags;
736 __le16 policy;
737} __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_2 */
738
Johannes Berg8ca151b2013-01-24 14:25:36 +0100739/**
740 * struct iwl_time_event_resp - response structure to iwl_time_event_cmd
741 * @status: bit 0 indicates success, all others specify errors
742 * @id: the Time Event type
743 * @unique_id: the unique ID assigned (in ADD) or given (others) to the TE
744 * @id_and_color: ID and color of the relevant MAC
745 */
746struct iwl_time_event_resp {
747 __le32 status;
748 __le32 id;
749 __le32 unique_id;
750 __le32 id_and_color;
751} __packed; /* MAC_TIME_EVENT_RSP_API_S_VER_1 */
752
753/**
754 * struct iwl_time_event_notif - notifications of time event start/stop
755 * ( TIME_EVENT_NOTIFICATION = 0x2a )
756 * @timestamp: action timestamp in GP2
757 * @session_id: session's unique id
758 * @unique_id: unique id of the Time Event itself
759 * @id_and_color: ID and color of the relevant MAC
760 * @action: one of TE_NOTIF_START or TE_NOTIF_END
761 * @status: true if scheduled, false otherwise (not executed)
762 */
763struct iwl_time_event_notif {
764 __le32 timestamp;
765 __le32 session_id;
766 __le32 unique_id;
767 __le32 id_and_color;
768 __le32 action;
769 __le32 status;
770} __packed; /* MAC_TIME_EVENT_NTFY_API_S_VER_1 */
771
772
773/* Bindings and Time Quota */
774
775/**
776 * struct iwl_binding_cmd - configuring bindings
777 * ( BINDING_CONTEXT_CMD = 0x2b )
778 * @id_and_color: ID and color of the relevant Binding
779 * @action: action to perform, one of FW_CTXT_ACTION_*
780 * @macs: array of MAC id and colors which belong to the binding
781 * @phy: PHY id and color which belongs to the binding
782 */
783struct iwl_binding_cmd {
784 /* COMMON_INDEX_HDR_API_S_VER_1 */
785 __le32 id_and_color;
786 __le32 action;
787 /* BINDING_DATA_API_S_VER_1 */
788 __le32 macs[MAX_MACS_IN_BINDING];
789 __le32 phy;
790} __packed; /* BINDING_CMD_API_S_VER_1 */
791
Ilan Peer35adfd62013-02-04 13:16:24 +0200792/* The maximal number of fragments in the FW's schedule session */
793#define IWL_MVM_MAX_QUOTA 128
794
Johannes Berg8ca151b2013-01-24 14:25:36 +0100795/**
796 * struct iwl_time_quota_data - configuration of time quota per binding
797 * @id_and_color: ID and color of the relevant Binding
798 * @quota: absolute time quota in TU. The scheduler will try to divide the
799 * remainig quota (after Time Events) according to this quota.
800 * @max_duration: max uninterrupted context duration in TU
801 */
802struct iwl_time_quota_data {
803 __le32 id_and_color;
804 __le32 quota;
805 __le32 max_duration;
806} __packed; /* TIME_QUOTA_DATA_API_S_VER_1 */
807
808/**
809 * struct iwl_time_quota_cmd - configuration of time quota between bindings
810 * ( TIME_QUOTA_CMD = 0x2c )
811 * @quotas: allocations per binding
812 */
813struct iwl_time_quota_cmd {
814 struct iwl_time_quota_data quotas[MAX_BINDINGS];
815} __packed; /* TIME_QUOTA_ALLOCATION_CMD_API_S_VER_1 */
816
817
818/* PHY context */
819
820/* Supported bands */
821#define PHY_BAND_5 (0)
822#define PHY_BAND_24 (1)
823
824/* Supported channel width, vary if there is VHT support */
825#define PHY_VHT_CHANNEL_MODE20 (0x0)
826#define PHY_VHT_CHANNEL_MODE40 (0x1)
827#define PHY_VHT_CHANNEL_MODE80 (0x2)
828#define PHY_VHT_CHANNEL_MODE160 (0x3)
829
830/*
831 * Control channel position:
832 * For legacy set bit means upper channel, otherwise lower.
833 * For VHT - bit-2 marks if the control is lower/upper relative to center-freq
834 * bits-1:0 mark the distance from the center freq. for 20Mhz, offset is 0.
835 * center_freq
836 * |
837 * 40Mhz |_______|_______|
838 * 80Mhz |_______|_______|_______|_______|
839 * 160Mhz |_______|_______|_______|_______|_______|_______|_______|_______|
840 * code 011 010 001 000 | 100 101 110 111
841 */
842#define PHY_VHT_CTRL_POS_1_BELOW (0x0)
843#define PHY_VHT_CTRL_POS_2_BELOW (0x1)
844#define PHY_VHT_CTRL_POS_3_BELOW (0x2)
845#define PHY_VHT_CTRL_POS_4_BELOW (0x3)
846#define PHY_VHT_CTRL_POS_1_ABOVE (0x4)
847#define PHY_VHT_CTRL_POS_2_ABOVE (0x5)
848#define PHY_VHT_CTRL_POS_3_ABOVE (0x6)
849#define PHY_VHT_CTRL_POS_4_ABOVE (0x7)
850
851/*
852 * @band: PHY_BAND_*
853 * @channel: channel number
854 * @width: PHY_[VHT|LEGACY]_CHANNEL_*
855 * @ctrl channel: PHY_[VHT|LEGACY]_CTRL_*
856 */
857struct iwl_fw_channel_info {
858 u8 band;
859 u8 channel;
860 u8 width;
861 u8 ctrl_pos;
862} __packed;
863
864#define PHY_RX_CHAIN_DRIVER_FORCE_POS (0)
865#define PHY_RX_CHAIN_DRIVER_FORCE_MSK \
866 (0x1 << PHY_RX_CHAIN_DRIVER_FORCE_POS)
867#define PHY_RX_CHAIN_VALID_POS (1)
868#define PHY_RX_CHAIN_VALID_MSK \
869 (0x7 << PHY_RX_CHAIN_VALID_POS)
870#define PHY_RX_CHAIN_FORCE_SEL_POS (4)
871#define PHY_RX_CHAIN_FORCE_SEL_MSK \
872 (0x7 << PHY_RX_CHAIN_FORCE_SEL_POS)
873#define PHY_RX_CHAIN_FORCE_MIMO_SEL_POS (7)
874#define PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK \
875 (0x7 << PHY_RX_CHAIN_FORCE_MIMO_SEL_POS)
876#define PHY_RX_CHAIN_CNT_POS (10)
877#define PHY_RX_CHAIN_CNT_MSK \
878 (0x3 << PHY_RX_CHAIN_CNT_POS)
879#define PHY_RX_CHAIN_MIMO_CNT_POS (12)
880#define PHY_RX_CHAIN_MIMO_CNT_MSK \
881 (0x3 << PHY_RX_CHAIN_MIMO_CNT_POS)
882#define PHY_RX_CHAIN_MIMO_FORCE_POS (14)
883#define PHY_RX_CHAIN_MIMO_FORCE_MSK \
884 (0x1 << PHY_RX_CHAIN_MIMO_FORCE_POS)
885
886/* TODO: fix the value, make it depend on firmware at runtime? */
887#define NUM_PHY_CTX 3
888
889/* TODO: complete missing documentation */
890/**
891 * struct iwl_phy_context_cmd - config of the PHY context
892 * ( PHY_CONTEXT_CMD = 0x8 )
893 * @id_and_color: ID and color of the relevant Binding
894 * @action: action to perform, one of FW_CTXT_ACTION_*
895 * @apply_time: 0 means immediate apply and context switch.
896 * other value means apply new params after X usecs
897 * @tx_param_color: ???
898 * @channel_info:
899 * @txchain_info: ???
900 * @rxchain_info: ???
901 * @acquisition_data: ???
902 * @dsp_cfg_flags: set to 0
903 */
904struct iwl_phy_context_cmd {
905 /* COMMON_INDEX_HDR_API_S_VER_1 */
906 __le32 id_and_color;
907 __le32 action;
908 /* PHY_CONTEXT_DATA_API_S_VER_1 */
909 __le32 apply_time;
910 __le32 tx_param_color;
911 struct iwl_fw_channel_info ci;
912 __le32 txchain_info;
913 __le32 rxchain_info;
914 __le32 acquisition_data;
915 __le32 dsp_cfg_flags;
916} __packed; /* PHY_CONTEXT_CMD_API_VER_1 */
917
Ariej Marjieh720befbf2014-07-07 09:04:58 +0300918/*
919 * Aux ROC command
920 *
921 * Command requests the firmware to create a time event for a certain duration
922 * and remain on the given channel. This is done by using the Aux framework in
923 * the FW.
924 * The command was first used for Hot Spot issues - but can be used regardless
925 * to Hot Spot.
926 *
927 * ( HOT_SPOT_CMD 0x53 )
928 *
929 * @id_and_color: ID and color of the MAC
930 * @action: action to perform, one of FW_CTXT_ACTION_*
931 * @event_unique_id: If the action FW_CTXT_ACTION_REMOVE then the
932 * event_unique_id should be the id of the time event assigned by ucode.
933 * Otherwise ignore the event_unique_id.
934 * @sta_id_and_color: station id and color, resumed during "Remain On Channel"
935 * activity.
936 * @channel_info: channel info
937 * @node_addr: Our MAC Address
938 * @reserved: reserved for alignment
939 * @apply_time: GP2 value to start (should always be the current GP2 value)
940 * @apply_time_max_delay: Maximum apply time delay value in TU. Defines max
941 * time by which start of the event is allowed to be postponed.
942 * @duration: event duration in TU To calculate event duration:
943 * timeEventDuration = min(duration, remainingQuota)
944 */
945struct iwl_hs20_roc_req {
946 /* COMMON_INDEX_HDR_API_S_VER_1 hdr */
947 __le32 id_and_color;
948 __le32 action;
949 __le32 event_unique_id;
950 __le32 sta_id_and_color;
951 struct iwl_fw_channel_info channel_info;
952 u8 node_addr[ETH_ALEN];
953 __le16 reserved;
954 __le32 apply_time;
955 __le32 apply_time_max_delay;
956 __le32 duration;
957} __packed; /* HOT_SPOT_CMD_API_S_VER_1 */
958
959/*
960 * values for AUX ROC result values
961 */
962enum iwl_mvm_hot_spot {
963 HOT_SPOT_RSP_STATUS_OK,
964 HOT_SPOT_RSP_STATUS_TOO_MANY_EVENTS,
965 HOT_SPOT_MAX_NUM_OF_SESSIONS,
966};
967
968/*
969 * Aux ROC command response
970 *
971 * In response to iwl_hs20_roc_req the FW sends this command to notify the
972 * driver the uid of the timevent.
973 *
974 * ( HOT_SPOT_CMD 0x53 )
975 *
976 * @event_unique_id: Unique ID of time event assigned by ucode
977 * @status: Return status 0 is success, all the rest used for specific errors
978 */
979struct iwl_hs20_roc_res {
980 __le32 event_unique_id;
981 __le32 status;
982} __packed; /* HOT_SPOT_RSP_API_S_VER_1 */
983
Johannes Berg8ca151b2013-01-24 14:25:36 +0100984#define IWL_RX_INFO_PHY_CNT 8
Avri Altmana2d7b872013-07-09 01:42:17 +0300985#define IWL_RX_INFO_ENERGY_ANT_ABC_IDX 1
986#define IWL_RX_INFO_ENERGY_ANT_A_MSK 0x000000ff
987#define IWL_RX_INFO_ENERGY_ANT_B_MSK 0x0000ff00
988#define IWL_RX_INFO_ENERGY_ANT_C_MSK 0x00ff0000
989#define IWL_RX_INFO_ENERGY_ANT_A_POS 0
990#define IWL_RX_INFO_ENERGY_ANT_B_POS 8
991#define IWL_RX_INFO_ENERGY_ANT_C_POS 16
992
Johannes Berg8ca151b2013-01-24 14:25:36 +0100993#define IWL_RX_INFO_AGC_IDX 1
994#define IWL_RX_INFO_RSSI_AB_IDX 2
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +0200995#define IWL_OFDM_AGC_A_MSK 0x0000007f
996#define IWL_OFDM_AGC_A_POS 0
997#define IWL_OFDM_AGC_B_MSK 0x00003f80
998#define IWL_OFDM_AGC_B_POS 7
999#define IWL_OFDM_AGC_CODE_MSK 0x3fe00000
1000#define IWL_OFDM_AGC_CODE_POS 20
Johannes Berg8ca151b2013-01-24 14:25:36 +01001001#define IWL_OFDM_RSSI_INBAND_A_MSK 0x00ff
Johannes Berg8ca151b2013-01-24 14:25:36 +01001002#define IWL_OFDM_RSSI_A_POS 0
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +02001003#define IWL_OFDM_RSSI_ALLBAND_A_MSK 0xff00
1004#define IWL_OFDM_RSSI_ALLBAND_A_POS 8
Johannes Berg8ca151b2013-01-24 14:25:36 +01001005#define IWL_OFDM_RSSI_INBAND_B_MSK 0xff0000
Johannes Berg8ca151b2013-01-24 14:25:36 +01001006#define IWL_OFDM_RSSI_B_POS 16
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +02001007#define IWL_OFDM_RSSI_ALLBAND_B_MSK 0xff000000
1008#define IWL_OFDM_RSSI_ALLBAND_B_POS 24
Johannes Berg8ca151b2013-01-24 14:25:36 +01001009
1010/**
1011 * struct iwl_rx_phy_info - phy info
1012 * (REPLY_RX_PHY_CMD = 0xc0)
1013 * @non_cfg_phy_cnt: non configurable DSP phy data byte count
1014 * @cfg_phy_cnt: configurable DSP phy data byte count
1015 * @stat_id: configurable DSP phy data set ID
1016 * @reserved1:
1017 * @system_timestamp: GP2 at on air rise
1018 * @timestamp: TSF at on air rise
1019 * @beacon_time_stamp: beacon at on-air rise
1020 * @phy_flags: general phy flags: band, modulation, ...
1021 * @channel: channel number
1022 * @non_cfg_phy_buf: for various implementations of non_cfg_phy
1023 * @rate_n_flags: RATE_MCS_*
1024 * @byte_count: frame's byte-count
1025 * @frame_time: frame's time on the air, based on byte count and frame rate
1026 * calculation
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +02001027 * @mac_active_msk: what MACs were active when the frame was received
Johannes Berg8ca151b2013-01-24 14:25:36 +01001028 *
1029 * Before each Rx, the device sends this data. It contains PHY information
1030 * about the reception of the packet.
1031 */
1032struct iwl_rx_phy_info {
1033 u8 non_cfg_phy_cnt;
1034 u8 cfg_phy_cnt;
1035 u8 stat_id;
1036 u8 reserved1;
1037 __le32 system_timestamp;
1038 __le64 timestamp;
1039 __le32 beacon_time_stamp;
1040 __le16 phy_flags;
1041 __le16 channel;
1042 __le32 non_cfg_phy[IWL_RX_INFO_PHY_CNT];
1043 __le32 rate_n_flags;
1044 __le32 byte_count;
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +02001045 __le16 mac_active_msk;
Johannes Berg8ca151b2013-01-24 14:25:36 +01001046 __le16 frame_time;
1047} __packed;
1048
1049struct iwl_rx_mpdu_res_start {
1050 __le16 byte_count;
1051 __le16 reserved;
1052} __packed;
1053
1054/**
1055 * enum iwl_rx_phy_flags - to parse %iwl_rx_phy_info phy_flags
1056 * @RX_RES_PHY_FLAGS_BAND_24: true if the packet was received on 2.4 band
1057 * @RX_RES_PHY_FLAGS_MOD_CCK:
1058 * @RX_RES_PHY_FLAGS_SHORT_PREAMBLE: true if packet's preamble was short
1059 * @RX_RES_PHY_FLAGS_NARROW_BAND:
1060 * @RX_RES_PHY_FLAGS_ANTENNA: antenna on which the packet was received
1061 * @RX_RES_PHY_FLAGS_AGG: set if the packet was part of an A-MPDU
1062 * @RX_RES_PHY_FLAGS_OFDM_HT: The frame was an HT frame
1063 * @RX_RES_PHY_FLAGS_OFDM_GF: The frame used GF preamble
1064 * @RX_RES_PHY_FLAGS_OFDM_VHT: The frame was a VHT frame
1065 */
1066enum iwl_rx_phy_flags {
1067 RX_RES_PHY_FLAGS_BAND_24 = BIT(0),
1068 RX_RES_PHY_FLAGS_MOD_CCK = BIT(1),
1069 RX_RES_PHY_FLAGS_SHORT_PREAMBLE = BIT(2),
1070 RX_RES_PHY_FLAGS_NARROW_BAND = BIT(3),
1071 RX_RES_PHY_FLAGS_ANTENNA = (0x7 << 4),
1072 RX_RES_PHY_FLAGS_ANTENNA_POS = 4,
1073 RX_RES_PHY_FLAGS_AGG = BIT(7),
1074 RX_RES_PHY_FLAGS_OFDM_HT = BIT(8),
1075 RX_RES_PHY_FLAGS_OFDM_GF = BIT(9),
1076 RX_RES_PHY_FLAGS_OFDM_VHT = BIT(10),
1077};
1078
1079/**
1080 * enum iwl_mvm_rx_status - written by fw for each Rx packet
1081 * @RX_MPDU_RES_STATUS_CRC_OK: CRC is fine
1082 * @RX_MPDU_RES_STATUS_OVERRUN_OK: there was no RXE overflow
1083 * @RX_MPDU_RES_STATUS_SRC_STA_FOUND:
1084 * @RX_MPDU_RES_STATUS_KEY_VALID:
1085 * @RX_MPDU_RES_STATUS_KEY_PARAM_OK:
1086 * @RX_MPDU_RES_STATUS_ICV_OK: ICV is fine, if not, the packet is destroyed
1087 * @RX_MPDU_RES_STATUS_MIC_OK: used for CCM alg only. TKIP MIC is checked
1088 * in the driver.
1089 * @RX_MPDU_RES_STATUS_TTAK_OK: TTAK is fine
1090 * @RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR: valid for alg = CCM_CMAC or
1091 * alg = CCM only. Checks replay attack for 11w frames. Relevant only if
1092 * %RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME is set.
1093 * @RX_MPDU_RES_STATUS_SEC_NO_ENC: this frame is not encrypted
1094 * @RX_MPDU_RES_STATUS_SEC_WEP_ENC: this frame is encrypted using WEP
1095 * @RX_MPDU_RES_STATUS_SEC_CCM_ENC: this frame is encrypted using CCM
1096 * @RX_MPDU_RES_STATUS_SEC_TKIP_ENC: this frame is encrypted using TKIP
1097 * @RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC: this frame is encrypted using CCM_CMAC
1098 * @RX_MPDU_RES_STATUS_SEC_ENC_ERR: this frame couldn't be decrypted
1099 * @RX_MPDU_RES_STATUS_SEC_ENC_MSK: bitmask of the encryption algorithm
1100 * @RX_MPDU_RES_STATUS_DEC_DONE: this frame has been successfully decrypted
1101 * @RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP:
1102 * @RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP:
1103 * @RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT:
1104 * @RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME: this frame is an 11w management frame
1105 * @RX_MPDU_RES_STATUS_HASH_INDEX_MSK:
1106 * @RX_MPDU_RES_STATUS_STA_ID_MSK:
1107 * @RX_MPDU_RES_STATUS_RRF_KILL:
1108 * @RX_MPDU_RES_STATUS_FILTERING_MSK:
1109 * @RX_MPDU_RES_STATUS2_FILTERING_MSK:
1110 */
1111enum iwl_mvm_rx_status {
1112 RX_MPDU_RES_STATUS_CRC_OK = BIT(0),
1113 RX_MPDU_RES_STATUS_OVERRUN_OK = BIT(1),
1114 RX_MPDU_RES_STATUS_SRC_STA_FOUND = BIT(2),
1115 RX_MPDU_RES_STATUS_KEY_VALID = BIT(3),
1116 RX_MPDU_RES_STATUS_KEY_PARAM_OK = BIT(4),
1117 RX_MPDU_RES_STATUS_ICV_OK = BIT(5),
1118 RX_MPDU_RES_STATUS_MIC_OK = BIT(6),
1119 RX_MPDU_RES_STATUS_TTAK_OK = BIT(7),
1120 RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR = BIT(7),
1121 RX_MPDU_RES_STATUS_SEC_NO_ENC = (0 << 8),
1122 RX_MPDU_RES_STATUS_SEC_WEP_ENC = (1 << 8),
1123 RX_MPDU_RES_STATUS_SEC_CCM_ENC = (2 << 8),
1124 RX_MPDU_RES_STATUS_SEC_TKIP_ENC = (3 << 8),
Max Stepanove36e5432013-08-27 19:56:13 +03001125 RX_MPDU_RES_STATUS_SEC_EXT_ENC = (4 << 8),
Johannes Berg8ca151b2013-01-24 14:25:36 +01001126 RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC = (6 << 8),
1127 RX_MPDU_RES_STATUS_SEC_ENC_ERR = (7 << 8),
1128 RX_MPDU_RES_STATUS_SEC_ENC_MSK = (7 << 8),
1129 RX_MPDU_RES_STATUS_DEC_DONE = BIT(11),
1130 RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP = BIT(12),
1131 RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP = BIT(13),
1132 RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT = BIT(14),
1133 RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME = BIT(15),
1134 RX_MPDU_RES_STATUS_HASH_INDEX_MSK = (0x3F0000),
1135 RX_MPDU_RES_STATUS_STA_ID_MSK = (0x1f000000),
1136 RX_MPDU_RES_STATUS_RRF_KILL = BIT(29),
1137 RX_MPDU_RES_STATUS_FILTERING_MSK = (0xc00000),
1138 RX_MPDU_RES_STATUS2_FILTERING_MSK = (0xc0000000),
1139};
1140
1141/**
1142 * struct iwl_radio_version_notif - information on the radio version
1143 * ( RADIO_VERSION_NOTIFICATION = 0x68 )
1144 * @radio_flavor:
1145 * @radio_step:
1146 * @radio_dash:
1147 */
1148struct iwl_radio_version_notif {
1149 __le32 radio_flavor;
1150 __le32 radio_step;
1151 __le32 radio_dash;
1152} __packed; /* RADIO_VERSION_NOTOFICATION_S_VER_1 */
1153
1154enum iwl_card_state_flags {
1155 CARD_ENABLED = 0x00,
1156 HW_CARD_DISABLED = 0x01,
1157 SW_CARD_DISABLED = 0x02,
1158 CT_KILL_CARD_DISABLED = 0x04,
1159 HALT_CARD_DISABLED = 0x08,
1160 CARD_DISABLED_MSK = 0x0f,
1161 CARD_IS_RX_ON = 0x10,
1162};
1163
1164/**
1165 * struct iwl_radio_version_notif - information on the radio version
1166 * ( CARD_STATE_NOTIFICATION = 0xa1 )
1167 * @flags: %iwl_card_state_flags
1168 */
1169struct iwl_card_state_notif {
1170 __le32 flags;
1171} __packed; /* CARD_STATE_NTFY_API_S_VER_1 */
1172
1173/**
Hila Gonend64048e2013-03-13 18:00:03 +02001174 * struct iwl_missed_beacons_notif - information on missed beacons
1175 * ( MISSED_BEACONS_NOTIFICATION = 0xa2 )
1176 * @mac_id: interface ID
1177 * @consec_missed_beacons_since_last_rx: number of consecutive missed
1178 * beacons since last RX.
1179 * @consec_missed_beacons: number of consecutive missed beacons
1180 * @num_expected_beacons:
1181 * @num_recvd_beacons:
1182 */
1183struct iwl_missed_beacons_notif {
1184 __le32 mac_id;
1185 __le32 consec_missed_beacons_since_last_rx;
1186 __le32 consec_missed_beacons;
1187 __le32 num_expected_beacons;
1188 __le32 num_recvd_beacons;
1189} __packed; /* MISSED_BEACON_NTFY_API_S_VER_3 */
1190
1191/**
Johannes Berg8ca151b2013-01-24 14:25:36 +01001192 * struct iwl_set_calib_default_cmd - set default value for calibration.
1193 * ( SET_CALIB_DEFAULT_CMD = 0x8e )
1194 * @calib_index: the calibration to set value for
1195 * @length: of data
1196 * @data: the value to set for the calibration result
1197 */
1198struct iwl_set_calib_default_cmd {
1199 __le16 calib_index;
1200 __le16 length;
1201 u8 data[0];
1202} __packed; /* PHY_CALIB_OVERRIDE_VALUES_S */
1203
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001204#define MAX_PORT_ID_NUM 2
Eliad Pellere59647e2013-11-28 14:08:50 +02001205#define MAX_MCAST_FILTERING_ADDRESSES 256
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001206
1207/**
1208 * struct iwl_mcast_filter_cmd - configure multicast filter.
1209 * @filter_own: Set 1 to filter out multicast packets sent by station itself
1210 * @port_id: Multicast MAC addresses array specifier. This is a strange way
1211 * to identify network interface adopted in host-device IF.
1212 * It is used by FW as index in array of addresses. This array has
1213 * MAX_PORT_ID_NUM members.
1214 * @count: Number of MAC addresses in the array
1215 * @pass_all: Set 1 to pass all multicast packets.
1216 * @bssid: current association BSSID.
1217 * @addr_list: Place holder for array of MAC addresses.
1218 * IMPORTANT: add padding if necessary to ensure DWORD alignment.
1219 */
1220struct iwl_mcast_filter_cmd {
1221 u8 filter_own;
1222 u8 port_id;
1223 u8 count;
1224 u8 pass_all;
1225 u8 bssid[6];
1226 u8 reserved[2];
1227 u8 addr_list[0];
1228} __packed; /* MCAST_FILTERING_CMD_API_S_VER_1 */
1229
Eliad Pellerc87163b2014-01-08 10:11:11 +02001230#define MAX_BCAST_FILTERS 8
1231#define MAX_BCAST_FILTER_ATTRS 2
1232
1233/**
1234 * enum iwl_mvm_bcast_filter_attr_offset - written by fw for each Rx packet
1235 * @BCAST_FILTER_OFFSET_PAYLOAD_START: offset is from payload start.
1236 * @BCAST_FILTER_OFFSET_IP_END: offset is from ip header end (i.e.
1237 * start of ip payload).
1238 */
1239enum iwl_mvm_bcast_filter_attr_offset {
1240 BCAST_FILTER_OFFSET_PAYLOAD_START = 0,
1241 BCAST_FILTER_OFFSET_IP_END = 1,
1242};
1243
1244/**
1245 * struct iwl_fw_bcast_filter_attr - broadcast filter attribute
1246 * @offset_type: &enum iwl_mvm_bcast_filter_attr_offset.
1247 * @offset: starting offset of this pattern.
1248 * @val: value to match - big endian (MSB is the first
1249 * byte to match from offset pos).
1250 * @mask: mask to match (big endian).
1251 */
1252struct iwl_fw_bcast_filter_attr {
1253 u8 offset_type;
1254 u8 offset;
1255 __le16 reserved1;
1256 __be32 val;
1257 __be32 mask;
1258} __packed; /* BCAST_FILTER_ATT_S_VER_1 */
1259
1260/**
1261 * enum iwl_mvm_bcast_filter_frame_type - filter frame type
1262 * @BCAST_FILTER_FRAME_TYPE_ALL: consider all frames.
1263 * @BCAST_FILTER_FRAME_TYPE_IPV4: consider only ipv4 frames
1264 */
1265enum iwl_mvm_bcast_filter_frame_type {
1266 BCAST_FILTER_FRAME_TYPE_ALL = 0,
1267 BCAST_FILTER_FRAME_TYPE_IPV4 = 1,
1268};
1269
1270/**
1271 * struct iwl_fw_bcast_filter - broadcast filter
1272 * @discard: discard frame (1) or let it pass (0).
1273 * @frame_type: &enum iwl_mvm_bcast_filter_frame_type.
1274 * @num_attrs: number of valid attributes in this filter.
1275 * @attrs: attributes of this filter. a filter is considered matched
1276 * only when all its attributes are matched (i.e. AND relationship)
1277 */
1278struct iwl_fw_bcast_filter {
1279 u8 discard;
1280 u8 frame_type;
1281 u8 num_attrs;
1282 u8 reserved1;
1283 struct iwl_fw_bcast_filter_attr attrs[MAX_BCAST_FILTER_ATTRS];
1284} __packed; /* BCAST_FILTER_S_VER_1 */
1285
1286/**
1287 * struct iwl_fw_bcast_mac - per-mac broadcast filtering configuration.
1288 * @default_discard: default action for this mac (discard (1) / pass (0)).
1289 * @attached_filters: bitmap of relevant filters for this mac.
1290 */
1291struct iwl_fw_bcast_mac {
1292 u8 default_discard;
1293 u8 reserved1;
1294 __le16 attached_filters;
1295} __packed; /* BCAST_MAC_CONTEXT_S_VER_1 */
1296
1297/**
1298 * struct iwl_bcast_filter_cmd - broadcast filtering configuration
1299 * @disable: enable (0) / disable (1)
1300 * @max_bcast_filters: max number of filters (MAX_BCAST_FILTERS)
1301 * @max_macs: max number of macs (NUM_MAC_INDEX_DRIVER)
1302 * @filters: broadcast filters
1303 * @macs: broadcast filtering configuration per-mac
1304 */
1305struct iwl_bcast_filter_cmd {
1306 u8 disable;
1307 u8 max_bcast_filters;
1308 u8 max_macs;
1309 u8 reserved1;
1310 struct iwl_fw_bcast_filter filters[MAX_BCAST_FILTERS];
1311 struct iwl_fw_bcast_mac macs[NUM_MAC_INDEX_DRIVER];
1312} __packed; /* BCAST_FILTERING_HCMD_API_S_VER_1 */
1313
Matti Gottlieba2d79c52014-08-25 14:41:23 +03001314/*
1315 * enum iwl_mvm_marker_id - maker ids
1316 *
1317 * The ids for different type of markers to insert into the usniffer logs
1318 */
1319enum iwl_mvm_marker_id {
1320 MARKER_ID_TX_FRAME_LATENCY = 1,
1321}; /* MARKER_ID_API_E_VER_1 */
1322
1323/**
1324 * struct iwl_mvm_marker - mark info into the usniffer logs
1325 *
1326 * (MARKER_CMD = 0xcb)
1327 *
1328 * Mark the UTC time stamp into the usniffer logs together with additional
1329 * metadata, so the usniffer output can be parsed.
1330 * In the command response the ucode will return the GP2 time.
1331 *
1332 * @dw_len: The amount of dwords following this byte including this byte.
1333 * @marker_id: A unique marker id (iwl_mvm_marker_id).
1334 * @reserved: reserved.
1335 * @timestamp: in milliseconds since 1970-01-01 00:00:00 UTC
1336 * @metadata: additional meta data that will be written to the unsiffer log
1337 */
1338struct iwl_mvm_marker {
1339 u8 dwLen;
1340 u8 markerId;
1341 __le16 reserved;
1342 __le64 timestamp;
1343 __le32 metadata[0];
1344} __packed; /* MARKER_API_S_VER_1 */
1345
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001346struct mvm_statistics_dbg {
1347 __le32 burst_check;
1348 __le32 burst_count;
1349 __le32 wait_for_silence_timeout_cnt;
1350 __le32 reserved[3];
1351} __packed; /* STATISTICS_DEBUG_API_S_VER_2 */
1352
1353struct mvm_statistics_div {
1354 __le32 tx_on_a;
1355 __le32 tx_on_b;
1356 __le32 exec_time;
1357 __le32 probe_time;
1358 __le32 rssi_ant;
1359 __le32 reserved2;
1360} __packed; /* STATISTICS_SLOW_DIV_API_S_VER_2 */
1361
1362struct mvm_statistics_general_common {
1363 __le32 temperature; /* radio temperature */
1364 __le32 temperature_m; /* radio voltage */
1365 struct mvm_statistics_dbg dbg;
1366 __le32 sleep_time;
1367 __le32 slots_out;
1368 __le32 slots_idle;
1369 __le32 ttl_timestamp;
1370 struct mvm_statistics_div div;
1371 __le32 rx_enable_counter;
1372 /*
1373 * num_of_sos_states:
1374 * count the number of times we have to re-tune
1375 * in order to get out of bad PHY status
1376 */
1377 __le32 num_of_sos_states;
1378} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1379
1380struct mvm_statistics_rx_non_phy {
1381 __le32 bogus_cts; /* CTS received when not expecting CTS */
1382 __le32 bogus_ack; /* ACK received when not expecting ACK */
1383 __le32 non_bssid_frames; /* number of frames with BSSID that
1384 * doesn't belong to the STA BSSID */
1385 __le32 filtered_frames; /* count frames that were dumped in the
1386 * filtering process */
1387 __le32 non_channel_beacons; /* beacons with our bss id but not on
1388 * our serving channel */
1389 __le32 channel_beacons; /* beacons with our bss id and in our
1390 * serving channel */
1391 __le32 num_missed_bcon; /* number of missed beacons */
1392 __le32 adc_rx_saturation_time; /* count in 0.8us units the time the
1393 * ADC was in saturation */
1394 __le32 ina_detection_search_time;/* total time (in 0.8us) searched
1395 * for INA */
1396 __le32 beacon_silence_rssi_a; /* RSSI silence after beacon frame */
1397 __le32 beacon_silence_rssi_b; /* RSSI silence after beacon frame */
1398 __le32 beacon_silence_rssi_c; /* RSSI silence after beacon frame */
1399 __le32 interference_data_flag; /* flag for interference data
1400 * availability. 1 when data is
1401 * available. */
1402 __le32 channel_load; /* counts RX Enable time in uSec */
1403 __le32 dsp_false_alarms; /* DSP false alarm (both OFDM
1404 * and CCK) counter */
1405 __le32 beacon_rssi_a;
1406 __le32 beacon_rssi_b;
1407 __le32 beacon_rssi_c;
1408 __le32 beacon_energy_a;
1409 __le32 beacon_energy_b;
1410 __le32 beacon_energy_c;
1411 __le32 num_bt_kills;
1412 __le32 mac_id;
1413 __le32 directed_data_mpdu;
1414} __packed; /* STATISTICS_RX_NON_PHY_API_S_VER_3 */
1415
1416struct mvm_statistics_rx_phy {
1417 __le32 ina_cnt;
1418 __le32 fina_cnt;
1419 __le32 plcp_err;
1420 __le32 crc32_err;
1421 __le32 overrun_err;
1422 __le32 early_overrun_err;
1423 __le32 crc32_good;
1424 __le32 false_alarm_cnt;
1425 __le32 fina_sync_err_cnt;
1426 __le32 sfd_timeout;
1427 __le32 fina_timeout;
1428 __le32 unresponded_rts;
1429 __le32 rxe_frame_limit_overrun;
1430 __le32 sent_ack_cnt;
1431 __le32 sent_cts_cnt;
1432 __le32 sent_ba_rsp_cnt;
1433 __le32 dsp_self_kill;
1434 __le32 mh_format_err;
1435 __le32 re_acq_main_rssi_sum;
1436 __le32 reserved;
1437} __packed; /* STATISTICS_RX_PHY_API_S_VER_2 */
1438
1439struct mvm_statistics_rx_ht_phy {
1440 __le32 plcp_err;
1441 __le32 overrun_err;
1442 __le32 early_overrun_err;
1443 __le32 crc32_good;
1444 __le32 crc32_err;
1445 __le32 mh_format_err;
1446 __le32 agg_crc32_good;
1447 __le32 agg_mpdu_cnt;
1448 __le32 agg_cnt;
1449 __le32 unsupport_mcs;
1450} __packed; /* STATISTICS_HT_RX_PHY_API_S_VER_1 */
1451
1452#define MAX_CHAINS 3
1453
1454struct mvm_statistics_tx_non_phy_agg {
1455 __le32 ba_timeout;
1456 __le32 ba_reschedule_frames;
1457 __le32 scd_query_agg_frame_cnt;
1458 __le32 scd_query_no_agg;
1459 __le32 scd_query_agg;
1460 __le32 scd_query_mismatch;
1461 __le32 frame_not_ready;
1462 __le32 underrun;
1463 __le32 bt_prio_kill;
1464 __le32 rx_ba_rsp_cnt;
1465 __s8 txpower[MAX_CHAINS];
1466 __s8 reserved;
1467 __le32 reserved2;
1468} __packed; /* STATISTICS_TX_NON_PHY_AGG_API_S_VER_1 */
1469
1470struct mvm_statistics_tx_channel_width {
1471 __le32 ext_cca_narrow_ch20[1];
1472 __le32 ext_cca_narrow_ch40[2];
1473 __le32 ext_cca_narrow_ch80[3];
1474 __le32 ext_cca_narrow_ch160[4];
1475 __le32 last_tx_ch_width_indx;
1476 __le32 rx_detected_per_ch_width[4];
1477 __le32 success_per_ch_width[4];
1478 __le32 fail_per_ch_width[4];
1479}; /* STATISTICS_TX_CHANNEL_WIDTH_API_S_VER_1 */
1480
1481struct mvm_statistics_tx {
1482 __le32 preamble_cnt;
1483 __le32 rx_detected_cnt;
1484 __le32 bt_prio_defer_cnt;
1485 __le32 bt_prio_kill_cnt;
1486 __le32 few_bytes_cnt;
1487 __le32 cts_timeout;
1488 __le32 ack_timeout;
1489 __le32 expected_ack_cnt;
1490 __le32 actual_ack_cnt;
1491 __le32 dump_msdu_cnt;
1492 __le32 burst_abort_next_frame_mismatch_cnt;
1493 __le32 burst_abort_missing_next_frame_cnt;
1494 __le32 cts_timeout_collision;
1495 __le32 ack_or_ba_timeout_collision;
1496 struct mvm_statistics_tx_non_phy_agg agg;
1497 struct mvm_statistics_tx_channel_width channel_width;
1498} __packed; /* STATISTICS_TX_API_S_VER_4 */
1499
1500
1501struct mvm_statistics_bt_activity {
1502 __le32 hi_priority_tx_req_cnt;
1503 __le32 hi_priority_tx_denied_cnt;
1504 __le32 lo_priority_tx_req_cnt;
1505 __le32 lo_priority_tx_denied_cnt;
1506 __le32 hi_priority_rx_req_cnt;
1507 __le32 hi_priority_rx_denied_cnt;
1508 __le32 lo_priority_rx_req_cnt;
1509 __le32 lo_priority_rx_denied_cnt;
1510} __packed; /* STATISTICS_BT_ACTIVITY_API_S_VER_1 */
1511
1512struct mvm_statistics_general {
1513 struct mvm_statistics_general_common common;
1514 __le32 beacon_filtered;
1515 __le32 missed_beacons;
Andrei Otcheretianskia20fd392013-07-21 17:23:59 +03001516 __s8 beacon_filter_average_energy;
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001517 __s8 beacon_filter_reason;
1518 __s8 beacon_filter_current_energy;
1519 __s8 beacon_filter_reserved;
1520 __le32 beacon_filter_delta_time;
1521 struct mvm_statistics_bt_activity bt_activity;
1522} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1523
1524struct mvm_statistics_rx {
1525 struct mvm_statistics_rx_phy ofdm;
1526 struct mvm_statistics_rx_phy cck;
1527 struct mvm_statistics_rx_non_phy general;
1528 struct mvm_statistics_rx_ht_phy ofdm_ht;
1529} __packed; /* STATISTICS_RX_API_S_VER_3 */
1530
1531/*
1532 * STATISTICS_NOTIFICATION = 0x9d (notification only, not a command)
1533 *
1534 * By default, uCode issues this notification after receiving a beacon
1535 * while associated. To disable this behavior, set DISABLE_NOTIF flag in the
1536 * REPLY_STATISTICS_CMD 0x9c, above.
1537 *
1538 * Statistics counters continue to increment beacon after beacon, but are
1539 * cleared when changing channels or when driver issues REPLY_STATISTICS_CMD
1540 * 0x9c with CLEAR_STATS bit set (see above).
1541 *
1542 * uCode also issues this notification during scans. uCode clears statistics
1543 * appropriately so that each notification contains statistics for only the
1544 * one channel that has just been scanned.
1545 */
1546
1547struct iwl_notif_statistics { /* STATISTICS_NTFY_API_S_VER_8 */
1548 __le32 flag;
1549 struct mvm_statistics_rx rx;
1550 struct mvm_statistics_tx tx;
1551 struct mvm_statistics_general general;
1552} __packed;
1553
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +02001554/***********************************
1555 * Smart Fifo API
1556 ***********************************/
1557/* Smart Fifo state */
1558enum iwl_sf_state {
1559 SF_LONG_DELAY_ON = 0, /* should never be called by driver */
1560 SF_FULL_ON,
1561 SF_UNINIT,
1562 SF_INIT_OFF,
1563 SF_HW_NUM_STATES
1564};
1565
1566/* Smart Fifo possible scenario */
1567enum iwl_sf_scenario {
1568 SF_SCENARIO_SINGLE_UNICAST,
1569 SF_SCENARIO_AGG_UNICAST,
1570 SF_SCENARIO_MULTICAST,
1571 SF_SCENARIO_BA_RESP,
1572 SF_SCENARIO_TX_RESP,
1573 SF_NUM_SCENARIO
1574};
1575
1576#define SF_TRANSIENT_STATES_NUMBER 2 /* SF_LONG_DELAY_ON and SF_FULL_ON */
1577#define SF_NUM_TIMEOUT_TYPES 2 /* Aging timer and Idle timer */
1578
1579/* smart FIFO default values */
1580#define SF_W_MARK_SISO 4096
1581#define SF_W_MARK_MIMO2 8192
1582#define SF_W_MARK_MIMO3 6144
1583#define SF_W_MARK_LEGACY 4096
1584#define SF_W_MARK_SCAN 4096
1585
1586/* SF Scenarios timers for FULL_ON state (aligned to 32 uSec) */
1587#define SF_SINGLE_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1588#define SF_SINGLE_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1589#define SF_AGG_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1590#define SF_AGG_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1591#define SF_MCAST_IDLE_TIMER 2016 /* 2 mSec */
1592#define SF_MCAST_AGING_TIMER 10016 /* 10 mSec */
1593#define SF_BA_IDLE_TIMER 320 /* 300 uSec */
1594#define SF_BA_AGING_TIMER 2016 /* 2 mSec */
1595#define SF_TX_RE_IDLE_TIMER 320 /* 300 uSec */
1596#define SF_TX_RE_AGING_TIMER 2016 /* 2 mSec */
1597
1598#define SF_LONG_DELAY_AGING_TIMER 1000000 /* 1 Sec */
1599
1600/**
1601 * Smart Fifo configuration command.
1602 * @state: smart fifo state, types listed in iwl_sf_sate.
1603 * @watermark: Minimum allowed availabe free space in RXF for transient state.
1604 * @long_delay_timeouts: aging and idle timer values for each scenario
1605 * in long delay state.
1606 * @full_on_timeouts: timer values for each scenario in full on state.
1607 */
1608struct iwl_sf_cfg_cmd {
1609 enum iwl_sf_state state;
1610 __le32 watermark[SF_TRANSIENT_STATES_NUMBER];
1611 __le32 long_delay_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1612 __le32 full_on_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1613} __packed; /* SF_CFG_API_S_VER_2 */
1614
Johannes Berg8ca151b2013-01-24 14:25:36 +01001615#endif /* __fw_api_h__ */