Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm / e952e6c4d6635b36c212c056a9427bd93460178c / . / include / asm-powerpc / cputable.h
blob: 3e5b2deafe4493fe955bbbbd61971227d62f6bce [file] [log] [blame]
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]1#ifndef __ASM_POWERPC_CPUTABLE_H
2#define __ASM_POWERPC_CPUTABLE_H
3
David Gibson3ddfbcf2005-11-10 12:56:55 +1100[diff] [blame]4#include <asm/asm-compat.h>
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]5
6#define PPC_FEATURE_32 0x80000000
7#define PPC_FEATURE_64 0x40000000
8#define PPC_FEATURE_601_INSTR 0x20000000
9#define PPC_FEATURE_HAS_ALTIVEC 0x10000000
10#define PPC_FEATURE_HAS_FPU 0x08000000
11#define PPC_FEATURE_HAS_MMU 0x04000000
12#define PPC_FEATURE_HAS_4xxMAC 0x02000000
13#define PPC_FEATURE_UNIFIED_CACHE 0x01000000
14#define PPC_FEATURE_HAS_SPE 0x00800000
15#define PPC_FEATURE_HAS_EFP_SINGLE 0x00400000
16#define PPC_FEATURE_HAS_EFP_DOUBLE 0x00200000
Paul Mackerras98599012005-10-22 16:51:34 +1000[diff] [blame]17#define PPC_FEATURE_NO_TB 0x00100000
Paul Mackerrasa7ddc5e2005-11-10 14:29:18 +1100[diff] [blame]18#define PPC_FEATURE_POWER4 0x00080000
19#define PPC_FEATURE_POWER5 0x00040000
20#define PPC_FEATURE_POWER5_PLUS 0x00020000
21#define PPC_FEATURE_CELL 0x00010000
Paul Mackerras80f15dc2006-01-14 10:11:39 +1100[diff] [blame]22#define PPC_FEATURE_BOOKE 0x00008000
Benjamin Herrenschmidtaa5cb022006-03-01 15:07:07 +1100[diff] [blame]23#define PPC_FEATURE_SMT 0x00004000
24#define PPC_FEATURE_ICACHE_SNOOP 0x00002000
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]25#define PPC_FEATURE_ARCH_2_05 0x00001000
Olof Johanssonb3ebd1d2006-09-06 14:35:57 -0500[diff] [blame]26#define PPC_FEATURE_PA6T 0x00000800
Paul Mackerras974a76f2006-11-10 20:38:53 +1100[diff] [blame]27#define PPC_FEATURE_HAS_DFP 0x00000400
28#define PPC_FEATURE_POWER6_EXT 0x00000200
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame^]29#define PPC_FEATURE_ARCH_2_06 0x00000100
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]30
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]31#define PPC_FEATURE_TRUE_LE 0x00000002
32#define PPC_FEATURE_PPC_LE 0x00000001
33
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]34#ifdef __KERNEL__
35#ifndef __ASSEMBLY__
36
37/* This structure can grow, it's real size is used by head.S code
38 * via the mkdefs mechanism.
39 */
40struct cpu_spec;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]41
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]42typedef void (*cpu_setup_t)(unsigned long offset, struct cpu_spec* spec);
Olof Johanssonf39b7a52006-08-11 00:07:08 -0500[diff] [blame]43typedef void (*cpu_restore_t)(void);
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]44
Anton Blanchard32a33992006-01-09 15:41:31 +1100[diff] [blame]45enum powerpc_oprofile_type {
Andy Whitcroft7a45fb12006-01-13 12:35:49 +0000[diff] [blame]46 PPC_OPROFILE_INVALID = 0,
47 PPC_OPROFILE_RS64 = 1,
48 PPC_OPROFILE_POWER4 = 2,
49 PPC_OPROFILE_G4 = 3,
Andy Fleming39aef682008-02-04 18:27:55 -0600[diff] [blame]50 PPC_OPROFILE_FSL_EMB = 4,
Maynard Johnson18f21902006-11-20 18:45:16 +0100[diff] [blame]51 PPC_OPROFILE_CELL = 5,
Olof Johansson25fc5302007-04-18 16:38:21 +1000[diff] [blame]52 PPC_OPROFILE_PA6T = 6,
Anton Blanchard32a33992006-01-09 15:41:31 +1100[diff] [blame]53};
54
Olof Johansson1bd2e5a2007-01-28 21:23:54 -0600[diff] [blame]55enum powerpc_pmc_type {
56 PPC_PMC_DEFAULT = 0,
57 PPC_PMC_IBM = 1,
58 PPC_PMC_PA6T = 2,
59};
60
Benjamin Herrenschmidt47c0bd12007-12-21 15:39:21 +1100[diff] [blame]61struct pt_regs;
62
63extern int machine_check_generic(struct pt_regs *regs);
64extern int machine_check_4xx(struct pt_regs *regs);
65extern int machine_check_440A(struct pt_regs *regs);
66extern int machine_check_e500(struct pt_regs *regs);
67extern int machine_check_e200(struct pt_regs *regs);
68
Paul Mackerras87a72f92007-10-04 14:18:01 +1000[diff] [blame]69/* NOTE WELL: Update identify_cpu() if fields are added or removed! */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]70struct cpu_spec {
71 /* CPU is matched via (PVR & pvr_mask) == pvr_value */
72 unsigned int pvr_mask;
73 unsigned int pvr_value;
74
75 char *cpu_name;
76 unsigned long cpu_features; /* Kernel features */
77 unsigned int cpu_user_features; /* Userland features */
78
79 /* cache line sizes */
80 unsigned int icache_bsize;
81 unsigned int dcache_bsize;
82
83 /* number of performance monitor counters */
84 unsigned int num_pmcs;
Olof Johansson1bd2e5a2007-01-28 21:23:54 -0600[diff] [blame]85 enum powerpc_pmc_type pmc_type;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]86
87 /* this is called to initialize various CPU bits like L1 cache,
88 * BHT, SPD, etc... from head.S before branching to identify_machine
89 */
90 cpu_setup_t cpu_setup;
Olof Johanssonf39b7a52006-08-11 00:07:08 -0500[diff] [blame]91 /* Used to restore cpu setup on secondary processors and at resume */
92 cpu_restore_t cpu_restore;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]93
94 /* Used by oprofile userspace to select the right counters */
95 char *oprofile_cpu_type;
96
97 /* Processor specific oprofile operations */
Anton Blanchard32a33992006-01-09 15:41:31 +1100[diff] [blame]98 enum powerpc_oprofile_type oprofile_type;
Paul Mackerras80f15dc2006-01-14 10:11:39 +1100[diff] [blame]99
Michael Neulinge78dbc82006-06-08 14:42:34 +1000[diff] [blame]100 /* Bit locations inside the mmcra change */
101 unsigned long oprofile_mmcra_sihv;
102 unsigned long oprofile_mmcra_sipr;
103
104 /* Bits to clear during an oprofile exception */
105 unsigned long oprofile_mmcra_clear;
106
Paul Mackerras80f15dc2006-01-14 10:11:39 +1100[diff] [blame]107 /* Name of processor class, for the ELF AT_PLATFORM entry */
108 char *platform;
Benjamin Herrenschmidt47c0bd12007-12-21 15:39:21 +1100[diff] [blame]109
110 /* Processor specific machine check handling. Return negative
111 * if the error is fatal, 1 if it was fully recovered and 0 to
112 * pass up (not CPU originated) */
113 int (*machine_check)(struct pt_regs *regs);
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]114};
115
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]116extern struct cpu_spec *cur_cpu_spec;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]117
Benjamin Herrenschmidt42c4aaa2006-10-24 16:42:40 +1000[diff] [blame]118extern unsigned int __start___ftr_fixup, __stop___ftr_fixup;
119
Paul Mackerras974a76f2006-11-10 20:38:53 +1100[diff] [blame]120extern struct cpu_spec *identify_cpu(unsigned long offset, unsigned int pvr);
Benjamin Herrenschmidt0909c8c2006-10-20 11:47:18 +1000[diff] [blame]121extern void do_feature_fixups(unsigned long value, void *fixup_start,
122 void *fixup_end);
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000[diff] [blame]123
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]124#endif /* __ASSEMBLY__ */
125
126/* CPU kernel features */
127
128/* Retain the 32b definitions all use bottom half of word */
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]129#define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x0000000000000001)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]130#define CPU_FTR_L2CR ASM_CONST(0x0000000000000002)
131#define CPU_FTR_SPEC7450 ASM_CONST(0x0000000000000004)
132#define CPU_FTR_ALTIVEC ASM_CONST(0x0000000000000008)
133#define CPU_FTR_TAU ASM_CONST(0x0000000000000010)
134#define CPU_FTR_CAN_DOZE ASM_CONST(0x0000000000000020)
135#define CPU_FTR_USE_TB ASM_CONST(0x0000000000000040)
Kumar Galaaba11fc2008-06-19 09:40:31 -0500[diff] [blame]136#define CPU_FTR_L2CSR ASM_CONST(0x0000000000000080)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]137#define CPU_FTR_601 ASM_CONST(0x0000000000000100)
138#define CPU_FTR_HPTE_TABLE ASM_CONST(0x0000000000000200)
139#define CPU_FTR_CAN_NAP ASM_CONST(0x0000000000000400)
140#define CPU_FTR_L3CR ASM_CONST(0x0000000000000800)
141#define CPU_FTR_L3_DISABLE_NAP ASM_CONST(0x0000000000001000)
142#define CPU_FTR_NAP_DISABLE_L2_PR ASM_CONST(0x0000000000002000)
143#define CPU_FTR_DUAL_PLL_750FX ASM_CONST(0x0000000000004000)
144#define CPU_FTR_NO_DPM ASM_CONST(0x0000000000008000)
145#define CPU_FTR_HAS_HIGH_BATS ASM_CONST(0x0000000000010000)
146#define CPU_FTR_NEED_COHERENT ASM_CONST(0x0000000000020000)
147#define CPU_FTR_NO_BTIC ASM_CONST(0x0000000000040000)
148#define CPU_FTR_BIG_PHYS ASM_CONST(0x0000000000080000)
Michael Ellerman3d159102006-03-21 20:45:58 +1100[diff] [blame]149#define CPU_FTR_NODSISRALIGN ASM_CONST(0x0000000000100000)
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]150#define CPU_FTR_PPC_LE ASM_CONST(0x0000000000200000)
151#define CPU_FTR_REAL_LE ASM_CONST(0x0000000000400000)
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]152#define CPU_FTR_FPU_UNAVAILABLE ASM_CONST(0x0000000000800000)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]153#define CPU_FTR_UNIFIED_ID_CACHE ASM_CONST(0x0000000001000000)
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]154#define CPU_FTR_SPE ASM_CONST(0x0000000002000000)
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]155#define CPU_FTR_NEED_PAIRED_STWCX ASM_CONST(0x0000000004000000)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]156
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]157/*
158 * Add the 64-bit processor unique features in the top half of the word;
159 * on 32-bit, make the names available but defined to be 0.
160 */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]161#ifdef __powerpc64__
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]162#define LONG_ASM_CONST(x) ASM_CONST(x)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]163#else
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]164#define LONG_ASM_CONST(x) 0
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]165#endif
166
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]167#define CPU_FTR_SLB LONG_ASM_CONST(0x0000000100000000)
168#define CPU_FTR_16M_PAGE LONG_ASM_CONST(0x0000000200000000)
169#define CPU_FTR_TLBIEL LONG_ASM_CONST(0x0000000400000000)
170#define CPU_FTR_NOEXECUTE LONG_ASM_CONST(0x0000000800000000)
171#define CPU_FTR_IABR LONG_ASM_CONST(0x0000002000000000)
172#define CPU_FTR_MMCRA LONG_ASM_CONST(0x0000004000000000)
173#define CPU_FTR_CTRL LONG_ASM_CONST(0x0000008000000000)
174#define CPU_FTR_SMT LONG_ASM_CONST(0x0000010000000000)
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]175#define CPU_FTR_LOCKLESS_TLBIE LONG_ASM_CONST(0x0000040000000000)
176#define CPU_FTR_CI_LARGE_PAGE LONG_ASM_CONST(0x0000100000000000)
177#define CPU_FTR_PAUSE_ZERO LONG_ASM_CONST(0x0000200000000000)
178#define CPU_FTR_PURR LONG_ASM_CONST(0x0000400000000000)
Benjamin Herrenschmidt859deea2006-10-20 14:37:05 +1000[diff] [blame]179#define CPU_FTR_CELL_TB_BUG LONG_ASM_CONST(0x0000800000000000)
Paul Mackerras974a76f2006-11-10 20:38:53 +1100[diff] [blame]180#define CPU_FTR_SPURR LONG_ASM_CONST(0x0001000000000000)
Anton Blanchard4c1985572006-12-08 17:46:58 +1100[diff] [blame]181#define CPU_FTR_DSCR LONG_ASM_CONST(0x0002000000000000)
Paul Mackerras1189be62007-10-11 20:37:10 +1000[diff] [blame]182#define CPU_FTR_1T_SEGMENT LONG_ASM_CONST(0x0004000000000000)
Olof Johanssonf66bce52007-10-16 00:58:59 +1000[diff] [blame]183#define CPU_FTR_NO_SLBIE_B LONG_ASM_CONST(0x0008000000000000)
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]184
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]185#ifndef __ASSEMBLY__
186
Stephen Rothwell04704662006-11-30 11:46:22 +1100[diff] [blame]187#define CPU_FTR_PPCAS_ARCH_V2 (CPU_FTR_SLB | \
188 CPU_FTR_TLBIEL | CPU_FTR_NOEXECUTE | \
189 CPU_FTR_NODSISRALIGN | CPU_FTR_16M_PAGE)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]190
191/* We only set the altivec features if the kernel was compiled with altivec
192 * support
193 */
194#ifdef CONFIG_ALTIVEC
195#define CPU_FTR_ALTIVEC_COMP CPU_FTR_ALTIVEC
196#define PPC_FEATURE_HAS_ALTIVEC_COMP PPC_FEATURE_HAS_ALTIVEC
197#else
198#define CPU_FTR_ALTIVEC_COMP 0
199#define PPC_FEATURE_HAS_ALTIVEC_COMP 0
200#endif
201
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]202/* We only set the spe features if the kernel was compiled with spe
203 * support
204 */
205#ifdef CONFIG_SPE
206#define CPU_FTR_SPE_COMP CPU_FTR_SPE
207#define PPC_FEATURE_HAS_SPE_COMP PPC_FEATURE_HAS_SPE
208#define PPC_FEATURE_HAS_EFP_SINGLE_COMP PPC_FEATURE_HAS_EFP_SINGLE
209#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP PPC_FEATURE_HAS_EFP_DOUBLE
210#else
211#define CPU_FTR_SPE_COMP 0
212#define PPC_FEATURE_HAS_SPE_COMP 0
213#define PPC_FEATURE_HAS_EFP_SINGLE_COMP 0
214#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP 0
215#endif
216
Scott Wood11af1192007-09-14 15:32:14 -0500[diff] [blame]217/* We need to mark all pages as being coherent if we're SMP or we have a
218 * 74[45]x and an MPC107 host bridge. Also 83xx and PowerQUICC II
219 * require it for PCI "streaming/prefetch" to work properly.
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]220 */
Kumar Gala1775dbb2006-02-22 09:46:02 -0600[diff] [blame]221#if defined(CONFIG_SMP) || defined(CONFIG_MPC10X_BRIDGE) \
Scott Wood11af1192007-09-14 15:32:14 -0500[diff] [blame]222 || defined(CONFIG_PPC_83xx) || defined(CONFIG_8260)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]223#define CPU_FTR_COMMON CPU_FTR_NEED_COHERENT
224#else
225#define CPU_FTR_COMMON 0
226#endif
227
228/* The powersave features NAP & DOZE seems to confuse BDI when
229 debugging. So if a BDI is used, disable theses
230 */
231#ifndef CONFIG_BDI_SWITCH
232#define CPU_FTR_MAYBE_CAN_DOZE CPU_FTR_CAN_DOZE
233#define CPU_FTR_MAYBE_CAN_NAP CPU_FTR_CAN_NAP
234#else
235#define CPU_FTR_MAYBE_CAN_DOZE 0
236#define CPU_FTR_MAYBE_CAN_NAP 0
237#endif
238
239#define CLASSIC_PPC (!defined(CONFIG_8xx) && !defined(CONFIG_4xx) && \
240 !defined(CONFIG_POWER3) && !defined(CONFIG_POWER4) && \
241 !defined(CONFIG_BOOKE))
242
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]243#define CPU_FTRS_PPC601 (CPU_FTR_COMMON | CPU_FTR_601 | CPU_FTR_HPTE_TABLE | \
244 CPU_FTR_COHERENT_ICACHE | CPU_FTR_UNIFIED_ID_CACHE)
245#define CPU_FTRS_603 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]246 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]247 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]248#define CPU_FTRS_604 (CPU_FTR_COMMON | \
Kumar Galaaba11fc2008-06-19 09:40:31 -0500[diff] [blame]249 CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]250#define CPU_FTRS_740_NOTAU (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]251 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]252 CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]253#define CPU_FTRS_740 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]254 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]255 CPU_FTR_TAU | CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | \
256 CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]257#define CPU_FTRS_750 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]258 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]259 CPU_FTR_TAU | CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | \
260 CPU_FTR_PPC_LE)
Josh Boyerb6f41cc2007-07-03 02:06:53 +1000[diff] [blame]261#define CPU_FTRS_750CL (CPU_FTRS_750 | CPU_FTR_HAS_HIGH_BATS)
262#define CPU_FTRS_750FX1 (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | CPU_FTR_NO_DPM)
263#define CPU_FTRS_750FX2 (CPU_FTRS_750 | CPU_FTR_NO_DPM)
264#define CPU_FTRS_750FX (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | \
265 CPU_FTR_HAS_HIGH_BATS)
266#define CPU_FTRS_750GX (CPU_FTRS_750FX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]267#define CPU_FTRS_7400_NOTAU (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]268 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
269 CPU_FTR_ALTIVEC_COMP | CPU_FTR_HPTE_TABLE | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]270 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]271#define CPU_FTRS_7400 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]272 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
273 CPU_FTR_TAU | CPU_FTR_ALTIVEC_COMP | CPU_FTR_HPTE_TABLE | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]274 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]275#define CPU_FTRS_7450_20 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]276 CPU_FTR_USE_TB | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
277 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]278 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]279#define CPU_FTRS_7450_21 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]280 CPU_FTR_USE_TB | \
281 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
282 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
283 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]284 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]285#define CPU_FTRS_7450_23 (CPU_FTR_COMMON | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]286 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]287 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
288 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]289 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]290#define CPU_FTRS_7455_1 (CPU_FTR_COMMON | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]291 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]292 CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | CPU_FTR_L3CR | \
293 CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | CPU_FTR_HAS_HIGH_BATS | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]294 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]295#define CPU_FTRS_7455_20 (CPU_FTR_COMMON | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]296 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]297 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
298 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
299 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]300 CPU_FTR_NEED_COHERENT | CPU_FTR_HAS_HIGH_BATS | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]301#define CPU_FTRS_7455 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]302 CPU_FTR_USE_TB | \
303 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
304 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
305 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]306 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]307#define CPU_FTRS_7447_10 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]308 CPU_FTR_USE_TB | \
309 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
310 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
311 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]312 CPU_FTR_NEED_COHERENT | CPU_FTR_NO_BTIC | CPU_FTR_PPC_LE | \
313 CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]314#define CPU_FTRS_7447 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]315 CPU_FTR_USE_TB | \
316 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
317 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
318 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]319 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]320#define CPU_FTRS_7447A (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]321 CPU_FTR_USE_TB | \
322 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
323 CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
324 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]325 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]326#define CPU_FTRS_7448 (CPU_FTR_COMMON | \
James.Yang3d372542007-05-02 16:34:43 -0500[diff] [blame]327 CPU_FTR_USE_TB | \
328 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
329 CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
330 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]331 CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]332#define CPU_FTRS_82XX (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]333 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB)
Scott Wood11af1192007-09-14 15:32:14 -0500[diff] [blame]334#define CPU_FTRS_G2_LE (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]335 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]336#define CPU_FTRS_E300 (CPU_FTR_MAYBE_CAN_DOZE | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]337 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS | \
338 CPU_FTR_COMMON)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]339#define CPU_FTRS_E300C2 (CPU_FTR_MAYBE_CAN_DOZE | \
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]340 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS | \
341 CPU_FTR_COMMON | CPU_FTR_FPU_UNAVAILABLE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]342#define CPU_FTRS_CLASSIC32 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]343 CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]344#define CPU_FTRS_8XX (CPU_FTR_USE_TB)
345#define CPU_FTRS_40X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN)
346#define CPU_FTRS_44X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN)
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]347#define CPU_FTRS_E200 (CPU_FTR_USE_TB | CPU_FTR_SPE_COMP | \
348 CPU_FTR_NODSISRALIGN | CPU_FTR_COHERENT_ICACHE | \
349 CPU_FTR_UNIFIED_ID_CACHE)
Kumar Galafc4033b2008-06-18 16:26:52 -0500[diff] [blame]350#define CPU_FTRS_E500 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
351 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_NODSISRALIGN)
352#define CPU_FTRS_E500_2 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
353 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_BIG_PHYS | \
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]354 CPU_FTR_NODSISRALIGN)
Kumar Galafc4033b2008-06-18 16:26:52 -0500[diff] [blame]355#define CPU_FTRS_E500MC (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
Kumar Galaaba11fc2008-06-19 09:40:31 -0500[diff] [blame]356 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_BIG_PHYS | CPU_FTR_NODSISRALIGN | \
357 CPU_FTR_L2CSR)
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]358#define CPU_FTRS_GENERIC_32 (CPU_FTR_COMMON | CPU_FTR_NODSISRALIGN)
Michael Ellerman0b8e2e12006-11-23 00:46:46 +0100[diff] [blame]359
360/* 64-bit CPUs */
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]361#define CPU_FTRS_POWER3 (CPU_FTR_USE_TB | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]362 CPU_FTR_HPTE_TABLE | CPU_FTR_IABR | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]363#define CPU_FTRS_RS64 (CPU_FTR_USE_TB | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]364 CPU_FTR_HPTE_TABLE | CPU_FTR_IABR | \
365 CPU_FTR_MMCRA | CPU_FTR_CTRL)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]366#define CPU_FTRS_POWER4 (CPU_FTR_USE_TB | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]367 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
368 CPU_FTR_MMCRA)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]369#define CPU_FTRS_PPC970 (CPU_FTR_USE_TB | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]370 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]371 CPU_FTR_ALTIVEC_COMP | CPU_FTR_CAN_NAP | CPU_FTR_MMCRA)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]372#define CPU_FTRS_POWER5 (CPU_FTR_USE_TB | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]373 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]374 CPU_FTR_MMCRA | CPU_FTR_SMT | \
375 CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
Michael Neulinge78dbc82006-06-08 14:42:34 +1000[diff] [blame]376 CPU_FTR_PURR)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]377#define CPU_FTRS_POWER6 (CPU_FTR_USE_TB | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]378 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]379 CPU_FTR_MMCRA | CPU_FTR_SMT | \
380 CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
Anton Blanchard4c1985572006-12-08 17:46:58 +1100[diff] [blame]381 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
382 CPU_FTR_DSCR)
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame^]383#define CPU_FTRS_POWER7 (CPU_FTR_USE_TB | \
384 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
385 CPU_FTR_MMCRA | CPU_FTR_SMT | \
386 CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
387 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
388 CPU_FTR_DSCR)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]389#define CPU_FTRS_CELL (CPU_FTR_USE_TB | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]390 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]391 CPU_FTR_ALTIVEC_COMP | CPU_FTR_MMCRA | CPU_FTR_SMT | \
Benjamin Herrenschmidt859deea2006-10-20 14:37:05 +1000[diff] [blame]392 CPU_FTR_PAUSE_ZERO | CPU_FTR_CI_LARGE_PAGE | CPU_FTR_CELL_TB_BUG)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]393#define CPU_FTRS_PA6T (CPU_FTR_USE_TB | \
Olof Johanssonb3ebd1d2006-09-06 14:35:57 -0500[diff] [blame]394 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | \
395 CPU_FTR_ALTIVEC_COMP | CPU_FTR_CI_LARGE_PAGE | \
Olof Johanssonf66bce52007-10-16 00:58:59 +1000[diff] [blame]396 CPU_FTR_PURR | CPU_FTR_REAL_LE | CPU_FTR_NO_SLBIE_B)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]397#define CPU_FTRS_COMPATIBLE (CPU_FTR_USE_TB | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]398 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]399
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]400#ifdef __powerpc64__
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]401#define CPU_FTRS_POSSIBLE \
402 (CPU_FTRS_POWER3 | CPU_FTRS_RS64 | CPU_FTRS_POWER4 | \
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]403 CPU_FTRS_PPC970 | CPU_FTRS_POWER5 | CPU_FTRS_POWER6 | \
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame^]404 CPU_FTRS_POWER7 | CPU_FTRS_CELL | CPU_FTRS_PA6T | \
405 CPU_FTR_1T_SEGMENT)
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]406#else
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]407enum {
408 CPU_FTRS_POSSIBLE =
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]409#if CLASSIC_PPC
410 CPU_FTRS_PPC601 | CPU_FTRS_603 | CPU_FTRS_604 | CPU_FTRS_740_NOTAU |
411 CPU_FTRS_740 | CPU_FTRS_750 | CPU_FTRS_750FX1 |
412 CPU_FTRS_750FX2 | CPU_FTRS_750FX | CPU_FTRS_750GX |
413 CPU_FTRS_7400_NOTAU | CPU_FTRS_7400 | CPU_FTRS_7450_20 |
414 CPU_FTRS_7450_21 | CPU_FTRS_7450_23 | CPU_FTRS_7455_1 |
415 CPU_FTRS_7455_20 | CPU_FTRS_7455 | CPU_FTRS_7447_10 |
416 CPU_FTRS_7447 | CPU_FTRS_7447A | CPU_FTRS_82XX |
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]417 CPU_FTRS_G2_LE | CPU_FTRS_E300 | CPU_FTRS_E300C2 |
418 CPU_FTRS_CLASSIC32 |
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]419#else
420 CPU_FTRS_GENERIC_32 |
421#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]422#ifdef CONFIG_8xx
423 CPU_FTRS_8XX |
424#endif
425#ifdef CONFIG_40x
426 CPU_FTRS_40X |
427#endif
428#ifdef CONFIG_44x
429 CPU_FTRS_44X |
430#endif
431#ifdef CONFIG_E200
432 CPU_FTRS_E200 |
433#endif
434#ifdef CONFIG_E500
Kumar Gala3dfa8772008-06-16 09:41:32 -0500[diff] [blame]435 CPU_FTRS_E500 | CPU_FTRS_E500_2 | CPU_FTRS_E500MC |
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]436#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]437 0,
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]438};
439#endif /* __powerpc64__ */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]440
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]441#ifdef __powerpc64__
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]442#define CPU_FTRS_ALWAYS \
443 (CPU_FTRS_POWER3 & CPU_FTRS_RS64 & CPU_FTRS_POWER4 & \
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]444 CPU_FTRS_PPC970 & CPU_FTRS_POWER5 & CPU_FTRS_POWER6 & \
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame^]445 CPU_FTRS_POWER7 & CPU_FTRS_CELL & CPU_FTRS_PA6T & CPU_FTRS_POSSIBLE)
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]446#else
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]447enum {
448 CPU_FTRS_ALWAYS =
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]449#if CLASSIC_PPC
450 CPU_FTRS_PPC601 & CPU_FTRS_603 & CPU_FTRS_604 & CPU_FTRS_740_NOTAU &
451 CPU_FTRS_740 & CPU_FTRS_750 & CPU_FTRS_750FX1 &
452 CPU_FTRS_750FX2 & CPU_FTRS_750FX & CPU_FTRS_750GX &
453 CPU_FTRS_7400_NOTAU & CPU_FTRS_7400 & CPU_FTRS_7450_20 &
454 CPU_FTRS_7450_21 & CPU_FTRS_7450_23 & CPU_FTRS_7455_1 &
455 CPU_FTRS_7455_20 & CPU_FTRS_7455 & CPU_FTRS_7447_10 &
456 CPU_FTRS_7447 & CPU_FTRS_7447A & CPU_FTRS_82XX &
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]457 CPU_FTRS_G2_LE & CPU_FTRS_E300 & CPU_FTRS_E300C2 &
458 CPU_FTRS_CLASSIC32 &
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]459#else
460 CPU_FTRS_GENERIC_32 &
461#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]462#ifdef CONFIG_8xx
463 CPU_FTRS_8XX &
464#endif
465#ifdef CONFIG_40x
466 CPU_FTRS_40X &
467#endif
468#ifdef CONFIG_44x
469 CPU_FTRS_44X &
470#endif
471#ifdef CONFIG_E200
472 CPU_FTRS_E200 &
473#endif
474#ifdef CONFIG_E500
Kumar Gala3dfa8772008-06-16 09:41:32 -0500[diff] [blame]475 CPU_FTRS_E500 & CPU_FTRS_E500_2 & CPU_FTRS_E500MC &
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]476#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]477 CPU_FTRS_POSSIBLE,
478};
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]479#endif /* __powerpc64__ */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]480
481static inline int cpu_has_feature(unsigned long feature)
482{
483 return (CPU_FTRS_ALWAYS & feature) ||
484 (CPU_FTRS_POSSIBLE
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]485 & cur_cpu_spec->cpu_features
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]486 & feature);
487}
488
489#endif /* !__ASSEMBLY__ */
490
491#ifdef __ASSEMBLY__
492
Benjamin Herrenschmidt7aeb7322006-10-20 11:47:16 +1000[diff] [blame]493#define BEGIN_FTR_SECTION_NESTED(label) label:
Benjamin Herrenschmidt0909c8c2006-10-20 11:47:18 +1000[diff] [blame]494#define BEGIN_FTR_SECTION BEGIN_FTR_SECTION_NESTED(97)
Benjamin Herrenschmidt7aeb7322006-10-20 11:47:16 +1000[diff] [blame]495#define END_FTR_SECTION_NESTED(msk, val, label) \
Benjamin Herrenschmidt0909c8c2006-10-20 11:47:18 +1000[diff] [blame]496 MAKE_FTR_SECTION_ENTRY(msk, val, label, __ftr_fixup)
Benjamin Herrenschmidt7aeb7322006-10-20 11:47:16 +1000[diff] [blame]497#define END_FTR_SECTION(msk, val) \
Benjamin Herrenschmidt0909c8c2006-10-20 11:47:18 +1000[diff] [blame]498 END_FTR_SECTION_NESTED(msk, val, 97)
Benjamin Herrenschmidt7aeb7322006-10-20 11:47:16 +1000[diff] [blame]499
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]500#define END_FTR_SECTION_IFSET(msk) END_FTR_SECTION((msk), (msk))
501#define END_FTR_SECTION_IFCLR(msk) END_FTR_SECTION((msk), 0)
502#endif /* __ASSEMBLY__ */
503
504#endif /* __KERNEL__ */
505#endif /* __ASM_POWERPC_CPUTABLE_H */