blob: 9202113f552c438237683cc7575642c054725121 [file] [log] [blame]
Eli Cohend29b7962014-10-02 12:19:43 +03001/*
Saeed Mahameede2816822015-05-28 22:28:40 +03002 * Copyright (c) 2013-2015, Mellanox Technologies, Ltd. All rights reserved.
Eli Cohend29b7962014-10-02 12:19:43 +03003 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
Saeed Mahameede2816822015-05-28 22:28:40 +030031*/
Eli Cohend29b7962014-10-02 12:19:43 +030032#ifndef MLX5_IFC_H
33#define MLX5_IFC_H
34
Ilan Tayarie29341f2017-03-13 20:05:45 +020035#include "mlx5_ifc_fpga.h"
36
Eli Cohend29b7962014-10-02 12:19:43 +030037enum {
Saeed Mahameede2816822015-05-28 22:28:40 +030038 MLX5_EVENT_TYPE_CODING_COMPLETION_EVENTS = 0x0,
39 MLX5_EVENT_TYPE_CODING_PATH_MIGRATED_SUCCEEDED = 0x1,
40 MLX5_EVENT_TYPE_CODING_COMMUNICATION_ESTABLISHED = 0x2,
41 MLX5_EVENT_TYPE_CODING_SEND_QUEUE_DRAINED = 0x3,
42 MLX5_EVENT_TYPE_CODING_LAST_WQE_REACHED = 0x13,
43 MLX5_EVENT_TYPE_CODING_SRQ_LIMIT = 0x14,
44 MLX5_EVENT_TYPE_CODING_DCT_ALL_CONNECTIONS_CLOSED = 0x1c,
45 MLX5_EVENT_TYPE_CODING_DCT_ACCESS_KEY_VIOLATION = 0x1d,
46 MLX5_EVENT_TYPE_CODING_CQ_ERROR = 0x4,
47 MLX5_EVENT_TYPE_CODING_LOCAL_WQ_CATASTROPHIC_ERROR = 0x5,
48 MLX5_EVENT_TYPE_CODING_PATH_MIGRATION_FAILED = 0x7,
49 MLX5_EVENT_TYPE_CODING_PAGE_FAULT_EVENT = 0xc,
50 MLX5_EVENT_TYPE_CODING_INVALID_REQUEST_LOCAL_WQ_ERROR = 0x10,
51 MLX5_EVENT_TYPE_CODING_LOCAL_ACCESS_VIOLATION_WQ_ERROR = 0x11,
52 MLX5_EVENT_TYPE_CODING_LOCAL_SRQ_CATASTROPHIC_ERROR = 0x12,
53 MLX5_EVENT_TYPE_CODING_INTERNAL_ERROR = 0x8,
54 MLX5_EVENT_TYPE_CODING_PORT_STATE_CHANGE = 0x9,
55 MLX5_EVENT_TYPE_CODING_GPIO_EVENT = 0x15,
56 MLX5_EVENT_TYPE_CODING_REMOTE_CONFIGURATION_PROTOCOL_EVENT = 0x19,
57 MLX5_EVENT_TYPE_CODING_DOORBELL_BLUEFLAME_CONGESTION_EVENT = 0x1a,
58 MLX5_EVENT_TYPE_CODING_STALL_VL_EVENT = 0x1b,
59 MLX5_EVENT_TYPE_CODING_DROPPED_PACKET_LOGGED_EVENT = 0x1f,
60 MLX5_EVENT_TYPE_CODING_COMMAND_INTERFACE_COMPLETION = 0xa,
Ilan Tayarie29341f2017-03-13 20:05:45 +020061 MLX5_EVENT_TYPE_CODING_PAGE_REQUEST = 0xb,
62 MLX5_EVENT_TYPE_CODING_FPGA_ERROR = 0x20,
Saeed Mahameede2816822015-05-28 22:28:40 +030063};
64
65enum {
66 MLX5_MODIFY_TIR_BITMASK_LRO = 0x0,
67 MLX5_MODIFY_TIR_BITMASK_INDIRECT_TABLE = 0x1,
68 MLX5_MODIFY_TIR_BITMASK_HASH = 0x2,
69 MLX5_MODIFY_TIR_BITMASK_TUNNELED_OFFLOAD_EN = 0x3
70};
71
72enum {
Eran Ben Elishaf91e6d82015-12-14 16:34:09 +020073 MLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE = 0x0,
74 MLX5_SET_HCA_CAP_OP_MOD_ATOMIC = 0x3,
75};
76
77enum {
Eli Cohend29b7962014-10-02 12:19:43 +030078 MLX5_CMD_OP_QUERY_HCA_CAP = 0x100,
79 MLX5_CMD_OP_QUERY_ADAPTER = 0x101,
80 MLX5_CMD_OP_INIT_HCA = 0x102,
81 MLX5_CMD_OP_TEARDOWN_HCA = 0x103,
82 MLX5_CMD_OP_ENABLE_HCA = 0x104,
83 MLX5_CMD_OP_DISABLE_HCA = 0x105,
84 MLX5_CMD_OP_QUERY_PAGES = 0x107,
85 MLX5_CMD_OP_MANAGE_PAGES = 0x108,
86 MLX5_CMD_OP_SET_HCA_CAP = 0x109,
Saeed Mahameede2816822015-05-28 22:28:40 +030087 MLX5_CMD_OP_QUERY_ISSI = 0x10a,
88 MLX5_CMD_OP_SET_ISSI = 0x10b,
Saeed Mahameed0dbc6fe2016-11-17 13:45:59 +020089 MLX5_CMD_OP_SET_DRIVER_VERSION = 0x10d,
Eli Cohend29b7962014-10-02 12:19:43 +030090 MLX5_CMD_OP_CREATE_MKEY = 0x200,
91 MLX5_CMD_OP_QUERY_MKEY = 0x201,
92 MLX5_CMD_OP_DESTROY_MKEY = 0x202,
93 MLX5_CMD_OP_QUERY_SPECIAL_CONTEXTS = 0x203,
94 MLX5_CMD_OP_PAGE_FAULT_RESUME = 0x204,
95 MLX5_CMD_OP_CREATE_EQ = 0x301,
96 MLX5_CMD_OP_DESTROY_EQ = 0x302,
97 MLX5_CMD_OP_QUERY_EQ = 0x303,
98 MLX5_CMD_OP_GEN_EQE = 0x304,
99 MLX5_CMD_OP_CREATE_CQ = 0x400,
100 MLX5_CMD_OP_DESTROY_CQ = 0x401,
101 MLX5_CMD_OP_QUERY_CQ = 0x402,
102 MLX5_CMD_OP_MODIFY_CQ = 0x403,
103 MLX5_CMD_OP_CREATE_QP = 0x500,
104 MLX5_CMD_OP_DESTROY_QP = 0x501,
105 MLX5_CMD_OP_RST2INIT_QP = 0x502,
106 MLX5_CMD_OP_INIT2RTR_QP = 0x503,
107 MLX5_CMD_OP_RTR2RTS_QP = 0x504,
108 MLX5_CMD_OP_RTS2RTS_QP = 0x505,
109 MLX5_CMD_OP_SQERR2RTS_QP = 0x506,
110 MLX5_CMD_OP_2ERR_QP = 0x507,
111 MLX5_CMD_OP_2RST_QP = 0x50a,
112 MLX5_CMD_OP_QUERY_QP = 0x50b,
Saeed Mahameede2816822015-05-28 22:28:40 +0300113 MLX5_CMD_OP_SQD_RTS_QP = 0x50c,
Eli Cohend29b7962014-10-02 12:19:43 +0300114 MLX5_CMD_OP_INIT2INIT_QP = 0x50e,
115 MLX5_CMD_OP_CREATE_PSV = 0x600,
116 MLX5_CMD_OP_DESTROY_PSV = 0x601,
117 MLX5_CMD_OP_CREATE_SRQ = 0x700,
118 MLX5_CMD_OP_DESTROY_SRQ = 0x701,
119 MLX5_CMD_OP_QUERY_SRQ = 0x702,
120 MLX5_CMD_OP_ARM_RQ = 0x703,
Saeed Mahameede2816822015-05-28 22:28:40 +0300121 MLX5_CMD_OP_CREATE_XRC_SRQ = 0x705,
122 MLX5_CMD_OP_DESTROY_XRC_SRQ = 0x706,
123 MLX5_CMD_OP_QUERY_XRC_SRQ = 0x707,
124 MLX5_CMD_OP_ARM_XRC_SRQ = 0x708,
Eli Cohend29b7962014-10-02 12:19:43 +0300125 MLX5_CMD_OP_CREATE_DCT = 0x710,
126 MLX5_CMD_OP_DESTROY_DCT = 0x711,
127 MLX5_CMD_OP_DRAIN_DCT = 0x712,
128 MLX5_CMD_OP_QUERY_DCT = 0x713,
129 MLX5_CMD_OP_ARM_DCT_FOR_KEY_VIOLATION = 0x714,
Saeed Mahameed74862162016-06-09 15:11:34 +0300130 MLX5_CMD_OP_CREATE_XRQ = 0x717,
131 MLX5_CMD_OP_DESTROY_XRQ = 0x718,
132 MLX5_CMD_OP_QUERY_XRQ = 0x719,
133 MLX5_CMD_OP_ARM_XRQ = 0x71a,
Eli Cohend29b7962014-10-02 12:19:43 +0300134 MLX5_CMD_OP_QUERY_VPORT_STATE = 0x750,
135 MLX5_CMD_OP_MODIFY_VPORT_STATE = 0x751,
136 MLX5_CMD_OP_QUERY_ESW_VPORT_CONTEXT = 0x752,
137 MLX5_CMD_OP_MODIFY_ESW_VPORT_CONTEXT = 0x753,
138 MLX5_CMD_OP_QUERY_NIC_VPORT_CONTEXT = 0x754,
139 MLX5_CMD_OP_MODIFY_NIC_VPORT_CONTEXT = 0x755,
Saeed Mahameede2816822015-05-28 22:28:40 +0300140 MLX5_CMD_OP_QUERY_ROCE_ADDRESS = 0x760,
Eli Cohend29b7962014-10-02 12:19:43 +0300141 MLX5_CMD_OP_SET_ROCE_ADDRESS = 0x761,
Saeed Mahameede2816822015-05-28 22:28:40 +0300142 MLX5_CMD_OP_QUERY_HCA_VPORT_CONTEXT = 0x762,
143 MLX5_CMD_OP_MODIFY_HCA_VPORT_CONTEXT = 0x763,
144 MLX5_CMD_OP_QUERY_HCA_VPORT_GID = 0x764,
145 MLX5_CMD_OP_QUERY_HCA_VPORT_PKEY = 0x765,
Moshe Shemesh61c5b5c2018-01-07 16:45:27 +0200146 MLX5_CMD_OP_QUERY_VNIC_ENV = 0x76f,
Eli Cohend29b7962014-10-02 12:19:43 +0300147 MLX5_CMD_OP_QUERY_VPORT_COUNTER = 0x770,
148 MLX5_CMD_OP_ALLOC_Q_COUNTER = 0x771,
149 MLX5_CMD_OP_DEALLOC_Q_COUNTER = 0x772,
150 MLX5_CMD_OP_QUERY_Q_COUNTER = 0x773,
Eran Ben Elisha37e92a92017-11-13 10:11:27 +0200151 MLX5_CMD_OP_SET_PP_RATE_LIMIT = 0x780,
Saeed Mahameed74862162016-06-09 15:11:34 +0300152 MLX5_CMD_OP_QUERY_RATE_LIMIT = 0x781,
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +0300153 MLX5_CMD_OP_CREATE_SCHEDULING_ELEMENT = 0x782,
154 MLX5_CMD_OP_DESTROY_SCHEDULING_ELEMENT = 0x783,
155 MLX5_CMD_OP_QUERY_SCHEDULING_ELEMENT = 0x784,
156 MLX5_CMD_OP_MODIFY_SCHEDULING_ELEMENT = 0x785,
157 MLX5_CMD_OP_CREATE_QOS_PARA_VPORT = 0x786,
158 MLX5_CMD_OP_DESTROY_QOS_PARA_VPORT = 0x787,
Eli Cohend29b7962014-10-02 12:19:43 +0300159 MLX5_CMD_OP_ALLOC_PD = 0x800,
160 MLX5_CMD_OP_DEALLOC_PD = 0x801,
161 MLX5_CMD_OP_ALLOC_UAR = 0x802,
162 MLX5_CMD_OP_DEALLOC_UAR = 0x803,
163 MLX5_CMD_OP_CONFIG_INT_MODERATION = 0x804,
164 MLX5_CMD_OP_ACCESS_REG = 0x805,
165 MLX5_CMD_OP_ATTACH_TO_MCG = 0x806,
Saeed Mahameed20bb5662016-07-17 02:01:45 +0300166 MLX5_CMD_OP_DETACH_FROM_MCG = 0x807,
Eli Cohend29b7962014-10-02 12:19:43 +0300167 MLX5_CMD_OP_GET_DROPPED_PACKET_LOG = 0x80a,
168 MLX5_CMD_OP_MAD_IFC = 0x50d,
169 MLX5_CMD_OP_QUERY_MAD_DEMUX = 0x80b,
170 MLX5_CMD_OP_SET_MAD_DEMUX = 0x80c,
171 MLX5_CMD_OP_NOP = 0x80d,
172 MLX5_CMD_OP_ALLOC_XRCD = 0x80e,
173 MLX5_CMD_OP_DEALLOC_XRCD = 0x80f,
Saeed Mahameede2816822015-05-28 22:28:40 +0300174 MLX5_CMD_OP_ALLOC_TRANSPORT_DOMAIN = 0x816,
175 MLX5_CMD_OP_DEALLOC_TRANSPORT_DOMAIN = 0x817,
176 MLX5_CMD_OP_QUERY_CONG_STATUS = 0x822,
177 MLX5_CMD_OP_MODIFY_CONG_STATUS = 0x823,
178 MLX5_CMD_OP_QUERY_CONG_PARAMS = 0x824,
179 MLX5_CMD_OP_MODIFY_CONG_PARAMS = 0x825,
180 MLX5_CMD_OP_QUERY_CONG_STATISTICS = 0x826,
181 MLX5_CMD_OP_ADD_VXLAN_UDP_DPORT = 0x827,
182 MLX5_CMD_OP_DELETE_VXLAN_UDP_DPORT = 0x828,
183 MLX5_CMD_OP_SET_L2_TABLE_ENTRY = 0x829,
184 MLX5_CMD_OP_QUERY_L2_TABLE_ENTRY = 0x82a,
185 MLX5_CMD_OP_DELETE_L2_TABLE_ENTRY = 0x82b,
Tariq Toukan928cfe82016-02-22 18:17:29 +0200186 MLX5_CMD_OP_SET_WOL_ROL = 0x830,
187 MLX5_CMD_OP_QUERY_WOL_ROL = 0x831,
Aviv Heller84df61e2016-05-10 13:47:50 +0300188 MLX5_CMD_OP_CREATE_LAG = 0x840,
189 MLX5_CMD_OP_MODIFY_LAG = 0x841,
190 MLX5_CMD_OP_QUERY_LAG = 0x842,
191 MLX5_CMD_OP_DESTROY_LAG = 0x843,
192 MLX5_CMD_OP_CREATE_VPORT_LAG = 0x844,
193 MLX5_CMD_OP_DESTROY_VPORT_LAG = 0x845,
Eli Cohend29b7962014-10-02 12:19:43 +0300194 MLX5_CMD_OP_CREATE_TIR = 0x900,
195 MLX5_CMD_OP_MODIFY_TIR = 0x901,
196 MLX5_CMD_OP_DESTROY_TIR = 0x902,
197 MLX5_CMD_OP_QUERY_TIR = 0x903,
Eli Cohend29b7962014-10-02 12:19:43 +0300198 MLX5_CMD_OP_CREATE_SQ = 0x904,
199 MLX5_CMD_OP_MODIFY_SQ = 0x905,
200 MLX5_CMD_OP_DESTROY_SQ = 0x906,
201 MLX5_CMD_OP_QUERY_SQ = 0x907,
202 MLX5_CMD_OP_CREATE_RQ = 0x908,
203 MLX5_CMD_OP_MODIFY_RQ = 0x909,
Maor Gottliebc1e0bfc2017-05-30 10:29:11 +0300204 MLX5_CMD_OP_SET_DELAY_DROP_PARAMS = 0x910,
Eli Cohend29b7962014-10-02 12:19:43 +0300205 MLX5_CMD_OP_DESTROY_RQ = 0x90a,
206 MLX5_CMD_OP_QUERY_RQ = 0x90b,
207 MLX5_CMD_OP_CREATE_RMP = 0x90c,
208 MLX5_CMD_OP_MODIFY_RMP = 0x90d,
209 MLX5_CMD_OP_DESTROY_RMP = 0x90e,
210 MLX5_CMD_OP_QUERY_RMP = 0x90f,
Saeed Mahameede2816822015-05-28 22:28:40 +0300211 MLX5_CMD_OP_CREATE_TIS = 0x912,
212 MLX5_CMD_OP_MODIFY_TIS = 0x913,
213 MLX5_CMD_OP_DESTROY_TIS = 0x914,
214 MLX5_CMD_OP_QUERY_TIS = 0x915,
215 MLX5_CMD_OP_CREATE_RQT = 0x916,
216 MLX5_CMD_OP_MODIFY_RQT = 0x917,
217 MLX5_CMD_OP_DESTROY_RQT = 0x918,
218 MLX5_CMD_OP_QUERY_RQT = 0x919,
Maor Gottlieb2cc43b42016-01-11 10:25:59 +0200219 MLX5_CMD_OP_SET_FLOW_TABLE_ROOT = 0x92f,
Saeed Mahameede2816822015-05-28 22:28:40 +0300220 MLX5_CMD_OP_CREATE_FLOW_TABLE = 0x930,
221 MLX5_CMD_OP_DESTROY_FLOW_TABLE = 0x931,
222 MLX5_CMD_OP_QUERY_FLOW_TABLE = 0x932,
223 MLX5_CMD_OP_CREATE_FLOW_GROUP = 0x933,
224 MLX5_CMD_OP_DESTROY_FLOW_GROUP = 0x934,
225 MLX5_CMD_OP_QUERY_FLOW_GROUP = 0x935,
226 MLX5_CMD_OP_SET_FLOW_TABLE_ENTRY = 0x936,
227 MLX5_CMD_OP_QUERY_FLOW_TABLE_ENTRY = 0x937,
Maor Gottlieb34a40e62016-01-11 10:26:00 +0200228 MLX5_CMD_OP_DELETE_FLOW_TABLE_ENTRY = 0x938,
Amir Vadai9dc0b282016-05-13 12:55:39 +0000229 MLX5_CMD_OP_ALLOC_FLOW_COUNTER = 0x939,
230 MLX5_CMD_OP_DEALLOC_FLOW_COUNTER = 0x93a,
231 MLX5_CMD_OP_QUERY_FLOW_COUNTER = 0x93b,
Shahar Klein86d56a12016-06-10 00:07:30 +0300232 MLX5_CMD_OP_MODIFY_FLOW_TABLE = 0x93c,
Hadar Hen Zion7adbde22016-08-03 15:08:33 +0300233 MLX5_CMD_OP_ALLOC_ENCAP_HEADER = 0x93d,
234 MLX5_CMD_OP_DEALLOC_ENCAP_HEADER = 0x93e,
Or Gerlitz2a69cb92017-01-19 19:31:25 +0200235 MLX5_CMD_OP_ALLOC_MODIFY_HEADER_CONTEXT = 0x940,
236 MLX5_CMD_OP_DEALLOC_MODIFY_HEADER_CONTEXT = 0x941,
Ilan Tayari60621182017-03-27 14:52:09 +0300237 MLX5_CMD_OP_FPGA_CREATE_QP = 0x960,
238 MLX5_CMD_OP_FPGA_MODIFY_QP = 0x961,
239 MLX5_CMD_OP_FPGA_QUERY_QP = 0x962,
240 MLX5_CMD_OP_FPGA_DESTROY_QP = 0x963,
241 MLX5_CMD_OP_FPGA_QUERY_QP_COUNTERS = 0x964,
Shahar Klein86d56a12016-06-10 00:07:30 +0300242 MLX5_CMD_OP_MAX
Saeed Mahameede2816822015-05-28 22:28:40 +0300243};
244
245struct mlx5_ifc_flow_table_fields_supported_bits {
246 u8 outer_dmac[0x1];
247 u8 outer_smac[0x1];
248 u8 outer_ether_type[0x1];
Ariel Levkovich19cc7522017-04-03 13:11:03 +0300249 u8 outer_ip_version[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300250 u8 outer_first_prio[0x1];
251 u8 outer_first_cfi[0x1];
252 u8 outer_first_vid[0x1];
Or Gerlitza8ade552017-06-07 17:49:56 +0300253 u8 outer_ipv4_ttl[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300254 u8 outer_second_prio[0x1];
255 u8 outer_second_cfi[0x1];
256 u8 outer_second_vid[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200257 u8 reserved_at_b[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300258 u8 outer_sip[0x1];
259 u8 outer_dip[0x1];
260 u8 outer_frag[0x1];
261 u8 outer_ip_protocol[0x1];
262 u8 outer_ip_ecn[0x1];
263 u8 outer_ip_dscp[0x1];
264 u8 outer_udp_sport[0x1];
265 u8 outer_udp_dport[0x1];
266 u8 outer_tcp_sport[0x1];
267 u8 outer_tcp_dport[0x1];
268 u8 outer_tcp_flags[0x1];
269 u8 outer_gre_protocol[0x1];
270 u8 outer_gre_key[0x1];
271 u8 outer_vxlan_vni[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200272 u8 reserved_at_1a[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +0300273 u8 source_eswitch_port[0x1];
274
275 u8 inner_dmac[0x1];
276 u8 inner_smac[0x1];
277 u8 inner_ether_type[0x1];
Ariel Levkovich19cc7522017-04-03 13:11:03 +0300278 u8 inner_ip_version[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300279 u8 inner_first_prio[0x1];
280 u8 inner_first_cfi[0x1];
281 u8 inner_first_vid[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200282 u8 reserved_at_27[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300283 u8 inner_second_prio[0x1];
284 u8 inner_second_cfi[0x1];
285 u8 inner_second_vid[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200286 u8 reserved_at_2b[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300287 u8 inner_sip[0x1];
288 u8 inner_dip[0x1];
289 u8 inner_frag[0x1];
290 u8 inner_ip_protocol[0x1];
291 u8 inner_ip_ecn[0x1];
292 u8 inner_ip_dscp[0x1];
293 u8 inner_udp_sport[0x1];
294 u8 inner_udp_dport[0x1];
295 u8 inner_tcp_sport[0x1];
296 u8 inner_tcp_dport[0x1];
297 u8 inner_tcp_flags[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200298 u8 reserved_at_37[0x9];
Boris Pismenny3346c482017-08-20 15:13:08 +0300299 u8 reserved_at_40[0x17];
300 u8 outer_esp_spi[0x1];
301 u8 reserved_at_58[0x2];
Yishai Hadasa550ddf2017-08-17 15:52:33 +0300302 u8 bth_dst_qp[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300303
Yishai Hadasa550ddf2017-08-17 15:52:33 +0300304 u8 reserved_at_5b[0x25];
Saeed Mahameede2816822015-05-28 22:28:40 +0300305};
306
307struct mlx5_ifc_flow_table_prop_layout_bits {
308 u8 ft_support[0x1];
Amir Vadai9dc0b282016-05-13 12:55:39 +0000309 u8 reserved_at_1[0x1];
310 u8 flow_counter[0x1];
Maor Gottlieb26a81452015-12-10 17:12:39 +0200311 u8 flow_modify_en[0x1];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +0200312 u8 modify_root[0x1];
Maor Gottlieb34a40e62016-01-11 10:26:00 +0200313 u8 identified_miss_table_mode[0x1];
314 u8 flow_table_modify[0x1];
Hadar Hen Zion7adbde22016-08-03 15:08:33 +0300315 u8 encap[0x1];
316 u8 decap[0x1];
317 u8 reserved_at_9[0x17];
Saeed Mahameede2816822015-05-28 22:28:40 +0300318
Matan Barakb4ff3a32016-02-09 14:57:42 +0200319 u8 reserved_at_20[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +0300320 u8 log_max_ft_size[0x6];
Or Gerlitz2a69cb92017-01-19 19:31:25 +0200321 u8 log_max_modify_header_context[0x8];
322 u8 max_modify_header_actions[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +0300323 u8 max_ft_level[0x8];
324
Matan Barakb4ff3a32016-02-09 14:57:42 +0200325 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +0300326
Matan Barakb4ff3a32016-02-09 14:57:42 +0200327 u8 reserved_at_60[0x18];
Maor Gottlieb26a81452015-12-10 17:12:39 +0200328 u8 log_max_ft_num[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +0300329
Matan Barakb4ff3a32016-02-09 14:57:42 +0200330 u8 reserved_at_80[0x18];
Maor Gottlieb26a81452015-12-10 17:12:39 +0200331 u8 log_max_destination[0x8];
332
Raed Salem16f1c5b2017-07-30 11:02:51 +0300333 u8 log_max_flow_counter[0x8];
334 u8 reserved_at_a8[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +0300335 u8 log_max_flow[0x8];
336
Matan Barakb4ff3a32016-02-09 14:57:42 +0200337 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +0300338
339 struct mlx5_ifc_flow_table_fields_supported_bits ft_field_support;
340
341 struct mlx5_ifc_flow_table_fields_supported_bits ft_field_bitmask_support;
342};
343
344struct mlx5_ifc_odp_per_transport_service_cap_bits {
345 u8 send[0x1];
346 u8 receive[0x1];
347 u8 write[0x1];
348 u8 read[0x1];
Artemy Kovalyov17d2f882017-01-02 11:37:47 +0200349 u8 atomic[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300350 u8 srq_receive[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200351 u8 reserved_at_6[0x1a];
Saeed Mahameede2816822015-05-28 22:28:40 +0300352};
353
Maor Gottliebb4d1f032016-01-11 10:26:05 +0200354struct mlx5_ifc_ipv4_layout_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +0200355 u8 reserved_at_0[0x60];
Maor Gottliebb4d1f032016-01-11 10:26:05 +0200356
357 u8 ipv4[0x20];
358};
359
360struct mlx5_ifc_ipv6_layout_bits {
361 u8 ipv6[16][0x8];
362};
363
364union mlx5_ifc_ipv6_layout_ipv4_layout_auto_bits {
365 struct mlx5_ifc_ipv6_layout_bits ipv6_layout;
366 struct mlx5_ifc_ipv4_layout_bits ipv4_layout;
Matan Barakb4ff3a32016-02-09 14:57:42 +0200367 u8 reserved_at_0[0x80];
Maor Gottliebb4d1f032016-01-11 10:26:05 +0200368};
369
Saeed Mahameede2816822015-05-28 22:28:40 +0300370struct mlx5_ifc_fte_match_set_lyr_2_4_bits {
371 u8 smac_47_16[0x20];
372
373 u8 smac_15_0[0x10];
374 u8 ethertype[0x10];
375
376 u8 dmac_47_16[0x20];
377
378 u8 dmac_15_0[0x10];
379 u8 first_prio[0x3];
380 u8 first_cfi[0x1];
381 u8 first_vid[0xc];
382
383 u8 ip_protocol[0x8];
384 u8 ip_dscp[0x6];
385 u8 ip_ecn[0x2];
Mohamad Haj Yahia10543362016-10-09 16:25:43 +0300386 u8 cvlan_tag[0x1];
387 u8 svlan_tag[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300388 u8 frag[0x1];
Ariel Levkovich19cc7522017-04-03 13:11:03 +0300389 u8 ip_version[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +0300390 u8 tcp_flags[0x9];
391
392 u8 tcp_sport[0x10];
393 u8 tcp_dport[0x10];
394
Or Gerlitza8ade552017-06-07 17:49:56 +0300395 u8 reserved_at_c0[0x18];
396 u8 ttl_hoplimit[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +0300397
398 u8 udp_sport[0x10];
399 u8 udp_dport[0x10];
400
Maor Gottliebb4d1f032016-01-11 10:26:05 +0200401 union mlx5_ifc_ipv6_layout_ipv4_layout_auto_bits src_ipv4_src_ipv6;
Saeed Mahameede2816822015-05-28 22:28:40 +0300402
Maor Gottliebb4d1f032016-01-11 10:26:05 +0200403 union mlx5_ifc_ipv6_layout_ipv4_layout_auto_bits dst_ipv4_dst_ipv6;
Saeed Mahameede2816822015-05-28 22:28:40 +0300404};
405
406struct mlx5_ifc_fte_match_set_misc_bits {
Saeed Mahameed74862162016-06-09 15:11:34 +0300407 u8 reserved_at_0[0x8];
408 u8 source_sqn[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +0300409
Matan Barakb4ff3a32016-02-09 14:57:42 +0200410 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +0300411 u8 source_port[0x10];
412
413 u8 outer_second_prio[0x3];
414 u8 outer_second_cfi[0x1];
415 u8 outer_second_vid[0xc];
416 u8 inner_second_prio[0x3];
417 u8 inner_second_cfi[0x1];
418 u8 inner_second_vid[0xc];
419
Mohamad Haj Yahia10543362016-10-09 16:25:43 +0300420 u8 outer_second_cvlan_tag[0x1];
421 u8 inner_second_cvlan_tag[0x1];
422 u8 outer_second_svlan_tag[0x1];
423 u8 inner_second_svlan_tag[0x1];
424 u8 reserved_at_64[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +0300425 u8 gre_protocol[0x10];
426
427 u8 gre_key_h[0x18];
428 u8 gre_key_l[0x8];
429
430 u8 vxlan_vni[0x18];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200431 u8 reserved_at_b8[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +0300432
Matan Barakb4ff3a32016-02-09 14:57:42 +0200433 u8 reserved_at_c0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +0300434
Matan Barakb4ff3a32016-02-09 14:57:42 +0200435 u8 reserved_at_e0[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +0300436 u8 outer_ipv6_flow_label[0x14];
437
Matan Barakb4ff3a32016-02-09 14:57:42 +0200438 u8 reserved_at_100[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +0300439 u8 inner_ipv6_flow_label[0x14];
440
Yishai Hadasa550ddf2017-08-17 15:52:33 +0300441 u8 reserved_at_120[0x28];
442 u8 bth_dst_qp[0x18];
Boris Pismenny3346c482017-08-20 15:13:08 +0300443 u8 reserved_at_160[0x20];
444 u8 outer_esp_spi[0x20];
445 u8 reserved_at_1a0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +0300446};
447
448struct mlx5_ifc_cmd_pas_bits {
449 u8 pa_h[0x20];
450
451 u8 pa_l[0x14];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200452 u8 reserved_at_34[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +0300453};
454
455struct mlx5_ifc_uint64_bits {
456 u8 hi[0x20];
457
458 u8 lo[0x20];
459};
460
461enum {
462 MLX5_ADS_STAT_RATE_NO_LIMIT = 0x0,
463 MLX5_ADS_STAT_RATE_2_5GBPS = 0x7,
464 MLX5_ADS_STAT_RATE_10GBPS = 0x8,
465 MLX5_ADS_STAT_RATE_30GBPS = 0x9,
466 MLX5_ADS_STAT_RATE_5GBPS = 0xa,
467 MLX5_ADS_STAT_RATE_20GBPS = 0xb,
468 MLX5_ADS_STAT_RATE_40GBPS = 0xc,
469 MLX5_ADS_STAT_RATE_60GBPS = 0xd,
470 MLX5_ADS_STAT_RATE_80GBPS = 0xe,
471 MLX5_ADS_STAT_RATE_120GBPS = 0xf,
472};
473
474struct mlx5_ifc_ads_bits {
475 u8 fl[0x1];
476 u8 free_ar[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200477 u8 reserved_at_2[0xe];
Saeed Mahameede2816822015-05-28 22:28:40 +0300478 u8 pkey_index[0x10];
479
Matan Barakb4ff3a32016-02-09 14:57:42 +0200480 u8 reserved_at_20[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +0300481 u8 grh[0x1];
482 u8 mlid[0x7];
483 u8 rlid[0x10];
484
485 u8 ack_timeout[0x5];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200486 u8 reserved_at_45[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +0300487 u8 src_addr_index[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200488 u8 reserved_at_50[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +0300489 u8 stat_rate[0x4];
490 u8 hop_limit[0x8];
491
Matan Barakb4ff3a32016-02-09 14:57:42 +0200492 u8 reserved_at_60[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +0300493 u8 tclass[0x8];
494 u8 flow_label[0x14];
495
496 u8 rgid_rip[16][0x8];
497
Matan Barakb4ff3a32016-02-09 14:57:42 +0200498 u8 reserved_at_100[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +0300499 u8 f_dscp[0x1];
500 u8 f_ecn[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200501 u8 reserved_at_106[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300502 u8 f_eth_prio[0x1];
503 u8 ecn[0x2];
504 u8 dscp[0x6];
505 u8 udp_sport[0x10];
506
507 u8 dei_cfi[0x1];
508 u8 eth_prio[0x3];
509 u8 sl[0x4];
Daniel Jurgens32f69e42018-01-04 17:25:36 +0200510 u8 vhca_port_num[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +0300511 u8 rmac_47_32[0x10];
512
513 u8 rmac_31_0[0x20];
514};
515
516struct mlx5_ifc_flow_table_nic_cap_bits {
Maor Gottliebb3638e12016-03-07 18:51:46 +0200517 u8 nic_rx_multi_path_tirs[0x1];
Maor Gottliebcea824d2016-05-31 14:09:09 +0300518 u8 nic_rx_multi_path_tirs_fts[0x1];
519 u8 allow_sniffer_and_nic_rx_shared_tir[0x1];
520 u8 reserved_at_3[0x1fd];
Saeed Mahameede2816822015-05-28 22:28:40 +0300521
522 struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive;
523
Matan Barakb4ff3a32016-02-09 14:57:42 +0200524 u8 reserved_at_400[0x200];
Saeed Mahameede2816822015-05-28 22:28:40 +0300525
526 struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive_sniffer;
527
528 struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit;
529
Matan Barakb4ff3a32016-02-09 14:57:42 +0200530 u8 reserved_at_a00[0x200];
Saeed Mahameede2816822015-05-28 22:28:40 +0300531
532 struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit_sniffer;
533
Matan Barakb4ff3a32016-02-09 14:57:42 +0200534 u8 reserved_at_e00[0x7200];
Saeed Mahameede2816822015-05-28 22:28:40 +0300535};
536
Saeed Mahameed495716b2015-12-01 18:03:19 +0200537struct mlx5_ifc_flow_table_eswitch_cap_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +0200538 u8 reserved_at_0[0x200];
Saeed Mahameed495716b2015-12-01 18:03:19 +0200539
540 struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_esw_fdb;
541
542 struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_esw_acl_ingress;
543
544 struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_esw_acl_egress;
545
Matan Barakb4ff3a32016-02-09 14:57:42 +0200546 u8 reserved_at_800[0x7800];
Saeed Mahameed495716b2015-12-01 18:03:19 +0200547};
548
Saeed Mahameedd6666752015-12-01 18:03:22 +0200549struct mlx5_ifc_e_switch_cap_bits {
550 u8 vport_svlan_strip[0x1];
551 u8 vport_cvlan_strip[0x1];
552 u8 vport_svlan_insert[0x1];
553 u8 vport_cvlan_insert_if_not_exist[0x1];
554 u8 vport_cvlan_insert_overwrite[0x1];
Noa Osherovich23898c72016-06-10 00:07:37 +0300555 u8 reserved_at_5[0x19];
556 u8 nic_vport_node_guid_modify[0x1];
557 u8 nic_vport_port_guid_modify[0x1];
Saeed Mahameedd6666752015-12-01 18:03:22 +0200558
Hadar Hen Zion7adbde22016-08-03 15:08:33 +0300559 u8 vxlan_encap_decap[0x1];
560 u8 nvgre_encap_decap[0x1];
561 u8 reserved_at_22[0x9];
562 u8 log_max_encap_headers[0x5];
563 u8 reserved_2b[0x6];
564 u8 max_encap_header_size[0xa];
565
566 u8 reserved_40[0x7c0];
567
Saeed Mahameedd6666752015-12-01 18:03:22 +0200568};
569
Saeed Mahameed74862162016-06-09 15:11:34 +0300570struct mlx5_ifc_qos_cap_bits {
571 u8 packet_pacing[0x1];
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +0300572 u8 esw_scheduling[0x1];
Mohamad Haj Yahiac9497c92016-12-15 14:02:53 +0200573 u8 esw_bw_share[0x1];
574 u8 esw_rate_limit[0x1];
575 u8 reserved_at_4[0x1c];
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +0300576
577 u8 reserved_at_20[0x20];
578
Saeed Mahameed74862162016-06-09 15:11:34 +0300579 u8 packet_pacing_max_rate[0x20];
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +0300580
Saeed Mahameed74862162016-06-09 15:11:34 +0300581 u8 packet_pacing_min_rate[0x20];
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +0300582
583 u8 reserved_at_80[0x10];
Saeed Mahameed74862162016-06-09 15:11:34 +0300584 u8 packet_pacing_rate_table_size[0x10];
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +0300585
586 u8 esw_element_type[0x10];
587 u8 esw_tsar_type[0x10];
588
589 u8 reserved_at_c0[0x10];
590 u8 max_qos_para_vport[0x10];
591
592 u8 max_tsar_bw_share[0x20];
593
594 u8 reserved_at_100[0x700];
Saeed Mahameed74862162016-06-09 15:11:34 +0300595};
596
Inbar Karmy2fcb12d2017-08-17 16:39:47 +0300597struct mlx5_ifc_debug_cap_bits {
598 u8 reserved_at_0[0x20];
599
600 u8 reserved_at_20[0x2];
601 u8 stall_detect[0x1];
602 u8 reserved_at_23[0x1d];
603
604 u8 reserved_at_40[0x7c0];
605};
606
Saeed Mahameede2816822015-05-28 22:28:40 +0300607struct mlx5_ifc_per_protocol_networking_offload_caps_bits {
608 u8 csum_cap[0x1];
609 u8 vlan_cap[0x1];
610 u8 lro_cap[0x1];
611 u8 lro_psh_flag[0x1];
612 u8 lro_time_stamp[0x1];
Saeed Mahameed2b31f7a2016-11-28 18:04:50 +0200613 u8 reserved_at_5[0x2];
614 u8 wqe_vlan_insert[0x1];
Tariq Toukan66189962015-11-12 19:35:26 +0200615 u8 self_lb_en_modifiable[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200616 u8 reserved_at_9[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +0300617 u8 max_lso_cap[0x5];
Leon Romanovskyc226dc22016-10-31 12:15:20 +0200618 u8 multi_pkt_send_wqe[0x2];
Hadar Hen Zioncff92d72016-07-24 16:12:40 +0300619 u8 wqe_inline_mode[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +0300620 u8 rss_ind_tbl_cap[0x4];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +0300621 u8 reg_umr_sq[0x1];
622 u8 scatter_fcs[0x1];
Bodong Wang050da902017-08-17 15:52:35 +0300623 u8 enhanced_multi_pkt_send_wqe[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300624 u8 tunnel_lso_const_out_ip_id[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200625 u8 reserved_at_1c[0x2];
Gal Pressman27299842017-08-13 13:34:42 +0300626 u8 tunnel_stateless_gre[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300627 u8 tunnel_stateless_vxlan[0x1];
628
Ilan Tayari547eede2017-04-18 16:04:28 +0300629 u8 swp[0x1];
630 u8 swp_csum[0x1];
631 u8 swp_lso[0x1];
Maor Gottlieb4d350f12017-10-19 08:25:54 +0300632 u8 reserved_at_23[0x1b];
633 u8 max_geneve_opt_len[0x1];
634 u8 tunnel_stateless_geneve_rx[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300635
Matan Barakb4ff3a32016-02-09 14:57:42 +0200636 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +0300637 u8 lro_min_mss_size[0x10];
638
Matan Barakb4ff3a32016-02-09 14:57:42 +0200639 u8 reserved_at_60[0x120];
Saeed Mahameede2816822015-05-28 22:28:40 +0300640
641 u8 lro_timer_supported_periods[4][0x20];
642
Matan Barakb4ff3a32016-02-09 14:57:42 +0200643 u8 reserved_at_200[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +0300644};
645
646struct mlx5_ifc_roce_cap_bits {
647 u8 roce_apm[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200648 u8 reserved_at_1[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +0300649
Matan Barakb4ff3a32016-02-09 14:57:42 +0200650 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +0300651
Matan Barakb4ff3a32016-02-09 14:57:42 +0200652 u8 reserved_at_80[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +0300653 u8 l3_type[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200654 u8 reserved_at_90[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +0300655 u8 roce_version[0x8];
656
Matan Barakb4ff3a32016-02-09 14:57:42 +0200657 u8 reserved_at_a0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +0300658 u8 r_roce_dest_udp_port[0x10];
659
660 u8 r_roce_max_src_udp_port[0x10];
661 u8 r_roce_min_src_udp_port[0x10];
662
Matan Barakb4ff3a32016-02-09 14:57:42 +0200663 u8 reserved_at_e0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +0300664 u8 roce_address_table_size[0x10];
665
Matan Barakb4ff3a32016-02-09 14:57:42 +0200666 u8 reserved_at_100[0x700];
Saeed Mahameede2816822015-05-28 22:28:40 +0300667};
668
669enum {
670 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_1_BYTE = 0x0,
671 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_2_BYTES = 0x2,
672 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_4_BYTES = 0x4,
673 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_8_BYTES = 0x8,
674 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_16_BYTES = 0x10,
675 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_32_BYTES = 0x20,
676 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_64_BYTES = 0x40,
677 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_128_BYTES = 0x80,
678 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_256_BYTES = 0x100,
679};
680
681enum {
682 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_1_BYTE = 0x1,
683 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_2_BYTES = 0x2,
684 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_4_BYTES = 0x4,
685 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_8_BYTES = 0x8,
686 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_16_BYTES = 0x10,
687 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_32_BYTES = 0x20,
688 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_64_BYTES = 0x40,
689 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_128_BYTES = 0x80,
690 MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_256_BYTES = 0x100,
691};
692
693struct mlx5_ifc_atomic_caps_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +0200694 u8 reserved_at_0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +0300695
Or Gerlitzbd108382017-05-28 15:24:17 +0300696 u8 atomic_req_8B_endianness_mode[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200697 u8 reserved_at_42[0x4];
Or Gerlitzbd108382017-05-28 15:24:17 +0300698 u8 supported_atomic_req_8B_endianness_mode_1[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300699
Matan Barakb4ff3a32016-02-09 14:57:42 +0200700 u8 reserved_at_47[0x19];
Saeed Mahameede2816822015-05-28 22:28:40 +0300701
Matan Barakb4ff3a32016-02-09 14:57:42 +0200702 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +0300703
Matan Barakb4ff3a32016-02-09 14:57:42 +0200704 u8 reserved_at_80[0x10];
Eran Ben Elishaf91e6d82015-12-14 16:34:09 +0200705 u8 atomic_operations[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +0300706
Matan Barakb4ff3a32016-02-09 14:57:42 +0200707 u8 reserved_at_a0[0x10];
Eran Ben Elishaf91e6d82015-12-14 16:34:09 +0200708 u8 atomic_size_qp[0x10];
709
Matan Barakb4ff3a32016-02-09 14:57:42 +0200710 u8 reserved_at_c0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +0300711 u8 atomic_size_dc[0x10];
712
Matan Barakb4ff3a32016-02-09 14:57:42 +0200713 u8 reserved_at_e0[0x720];
Saeed Mahameede2816822015-05-28 22:28:40 +0300714};
715
716struct mlx5_ifc_odp_cap_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +0200717 u8 reserved_at_0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +0300718
719 u8 sig[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200720 u8 reserved_at_41[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +0300721
Matan Barakb4ff3a32016-02-09 14:57:42 +0200722 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +0300723
724 struct mlx5_ifc_odp_per_transport_service_cap_bits rc_odp_caps;
725
726 struct mlx5_ifc_odp_per_transport_service_cap_bits uc_odp_caps;
727
728 struct mlx5_ifc_odp_per_transport_service_cap_bits ud_odp_caps;
729
Matan Barakb4ff3a32016-02-09 14:57:42 +0200730 u8 reserved_at_e0[0x720];
Saeed Mahameede2816822015-05-28 22:28:40 +0300731};
732
Sagi Grimberg3f0393a2016-02-23 10:25:23 +0200733struct mlx5_ifc_calc_op {
734 u8 reserved_at_0[0x10];
735 u8 reserved_at_10[0x9];
736 u8 op_swap_endianness[0x1];
737 u8 op_min[0x1];
738 u8 op_xor[0x1];
739 u8 op_or[0x1];
740 u8 op_and[0x1];
741 u8 op_max[0x1];
742 u8 op_add[0x1];
743};
744
745struct mlx5_ifc_vector_calc_cap_bits {
746 u8 calc_matrix[0x1];
747 u8 reserved_at_1[0x1f];
748 u8 reserved_at_20[0x8];
749 u8 max_vec_count[0x8];
750 u8 reserved_at_30[0xd];
751 u8 max_chunk_size[0x3];
752 struct mlx5_ifc_calc_op calc0;
753 struct mlx5_ifc_calc_op calc1;
754 struct mlx5_ifc_calc_op calc2;
755 struct mlx5_ifc_calc_op calc3;
756
757 u8 reserved_at_e0[0x720];
758};
759
Saeed Mahameede2816822015-05-28 22:28:40 +0300760enum {
761 MLX5_WQ_TYPE_LINKED_LIST = 0x0,
762 MLX5_WQ_TYPE_CYCLIC = 0x1,
Saeed Mahameed7d5e1422016-04-11 23:10:22 +0300763 MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ = 0x2,
Noa Osherovichccc87082017-10-17 18:01:13 +0300764 MLX5_WQ_TYPE_CYCLIC_STRIDING_RQ = 0x3,
Saeed Mahameede2816822015-05-28 22:28:40 +0300765};
766
767enum {
768 MLX5_WQ_END_PAD_MODE_NONE = 0x0,
769 MLX5_WQ_END_PAD_MODE_ALIGN = 0x1,
770};
771
772enum {
773 MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_8_GID_ENTRIES = 0x0,
774 MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_16_GID_ENTRIES = 0x1,
775 MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_32_GID_ENTRIES = 0x2,
776 MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_64_GID_ENTRIES = 0x3,
777 MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_128_GID_ENTRIES = 0x4,
778};
779
780enum {
781 MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_128_ENTRIES = 0x0,
782 MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_256_ENTRIES = 0x1,
783 MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_512_ENTRIES = 0x2,
784 MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_1K_ENTRIES = 0x3,
785 MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_2K_ENTRIES = 0x4,
786 MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_4K_ENTRIES = 0x5,
787};
788
789enum {
790 MLX5_CMD_HCA_CAP_PORT_TYPE_IB = 0x0,
791 MLX5_CMD_HCA_CAP_PORT_TYPE_ETHERNET = 0x1,
792};
793
794enum {
795 MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_DISABLED = 0x0,
796 MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_INITIAL_STATE = 0x1,
797 MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_ENABLED = 0x3,
798};
799
800enum {
801 MLX5_CAP_PORT_TYPE_IB = 0x0,
802 MLX5_CAP_PORT_TYPE_ETH = 0x1,
Eli Cohend29b7962014-10-02 12:19:43 +0300803};
804
Max Gurtovoy1410a902017-05-28 10:53:10 +0300805enum {
806 MLX5_CAP_UMR_FENCE_STRONG = 0x0,
807 MLX5_CAP_UMR_FENCE_SMALL = 0x1,
808 MLX5_CAP_UMR_FENCE_NONE = 0x2,
809};
810
Eli Cohenb7755162014-10-02 12:19:44 +0300811struct mlx5_ifc_cmd_hca_cap_bits {
Daniel Jurgens32f69e42018-01-04 17:25:36 +0200812 u8 reserved_at_0[0x30];
813 u8 vhca_id[0x10];
814
815 u8 reserved_at_40[0x40];
Eli Cohenb7755162014-10-02 12:19:44 +0300816
817 u8 log_max_srq_sz[0x8];
818 u8 log_max_qp_sz[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200819 u8 reserved_at_90[0xb];
Eli Cohenb7755162014-10-02 12:19:44 +0300820 u8 log_max_qp[0x5];
821
Matan Barakb4ff3a32016-02-09 14:57:42 +0200822 u8 reserved_at_a0[0xb];
Saeed Mahameede2816822015-05-28 22:28:40 +0300823 u8 log_max_srq[0x5];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200824 u8 reserved_at_b0[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +0300825
Matan Barakb4ff3a32016-02-09 14:57:42 +0200826 u8 reserved_at_c0[0x8];
Eli Cohenb7755162014-10-02 12:19:44 +0300827 u8 log_max_cq_sz[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200828 u8 reserved_at_d0[0xb];
Eli Cohenb7755162014-10-02 12:19:44 +0300829 u8 log_max_cq[0x5];
830
831 u8 log_max_eq_sz[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200832 u8 reserved_at_e8[0x2];
Eli Cohenb7755162014-10-02 12:19:44 +0300833 u8 log_max_mkey[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200834 u8 reserved_at_f0[0xc];
Eli Cohenb7755162014-10-02 12:19:44 +0300835 u8 log_max_eq[0x4];
836
837 u8 max_indirection[0x8];
Artemy Kovalyovbcda1ac2017-01-02 11:37:41 +0200838 u8 fixed_buffer_size[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300839 u8 log_max_mrw_sz[0x7];
Majd Dibbiny8812c242017-02-09 14:20:12 +0200840 u8 force_teardown[0x1];
841 u8 reserved_at_111[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300842 u8 log_max_bsf_list_size[0x6];
Artemy Kovalyovbcda1ac2017-01-02 11:37:41 +0200843 u8 umr_extended_translation_offset[0x1];
844 u8 null_mkey[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300845 u8 log_max_klm_list_size[0x6];
846
Matan Barakb4ff3a32016-02-09 14:57:42 +0200847 u8 reserved_at_120[0xa];
Eli Cohenb7755162014-10-02 12:19:44 +0300848 u8 log_max_ra_req_dc[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200849 u8 reserved_at_130[0xa];
Eli Cohenb7755162014-10-02 12:19:44 +0300850 u8 log_max_ra_res_dc[0x6];
851
Matan Barakb4ff3a32016-02-09 14:57:42 +0200852 u8 reserved_at_140[0xa];
Eli Cohenb7755162014-10-02 12:19:44 +0300853 u8 log_max_ra_req_qp[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +0200854 u8 reserved_at_150[0xa];
Eli Cohenb7755162014-10-02 12:19:44 +0300855 u8 log_max_ra_res_qp[0x6];
856
Daniel Jurgensf32f5bd2015-11-19 17:12:26 +0200857 u8 end_pad[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300858 u8 cc_query_allowed[0x1];
859 u8 cc_modify_allowed[0x1];
Daniel Jurgensf32f5bd2015-11-19 17:12:26 +0200860 u8 start_pad[0x1];
861 u8 cache_line_128byte[0x1];
Huy Nguyenc02762e2017-07-18 16:03:17 -0500862 u8 reserved_at_165[0xa];
863 u8 qcam_reg[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300864 u8 gid_table_size[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +0300865
Saeed Mahameede2816822015-05-28 22:28:40 +0300866 u8 out_of_seq_cnt[0x1];
867 u8 vport_counters[0x1];
Saeed Mahameed74862162016-06-09 15:11:34 +0300868 u8 retransmission_q_counters[0x1];
Inbar Karmy2fcb12d2017-08-17 16:39:47 +0300869 u8 debug[0x1];
Alex Vesker83b502a2016-08-04 17:32:02 +0300870 u8 modify_rq_counter_set_id[0x1];
Maor Gottliebc1e0bfc2017-05-30 10:29:11 +0300871 u8 rq_delay_drop[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300872 u8 max_qp_cnt[0xa];
873 u8 pkey_table_size[0x10];
874
Saeed Mahameede2816822015-05-28 22:28:40 +0300875 u8 vport_group_manager[0x1];
876 u8 vhca_group_manager[0x1];
877 u8 ib_virt[0x1];
878 u8 eth_virt[0x1];
Moshe Shemesh61c5b5c2018-01-07 16:45:27 +0200879 u8 vnic_env_queue_counters[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300880 u8 ets[0x1];
881 u8 nic_flow_table[0x1];
Saeed Mahameed54f0a412015-12-01 18:03:10 +0200882 u8 eswitch_flow_table[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300883 u8 early_vf_enable[0x1];
Gal Pressmancfdcbcea2016-12-08 15:52:00 +0200884 u8 mcam_reg[0x1];
885 u8 pcam_reg[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300886 u8 local_ca_ack_delay[0x5];
Huy Nguyen4ce3bf22016-11-17 13:45:56 +0200887 u8 port_module_event[0x1];
Parav Pandit58dcb602017-06-19 07:19:37 +0300888 u8 enhanced_error_q_counters[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +0300889 u8 ports_check[0x1];
Max Gurtovoy7b135582017-01-02 11:37:38 +0200890 u8 reserved_at_1b3[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +0300891 u8 disable_link_up[0x1];
892 u8 beacon_led[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300893 u8 port_type[0x2];
Eli Cohenb7755162014-10-02 12:19:44 +0300894 u8 num_ports[0x8];
895
Eugenia Emantayevf9a1ef72016-10-10 16:05:53 +0300896 u8 reserved_at_1c0[0x1];
897 u8 pps[0x1];
898 u8 pps_modify[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300899 u8 log_max_msg[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300900 u8 reserved_at_1c8[0x4];
Saeed Mahameed4f3961e2016-02-22 18:17:25 +0200901 u8 max_tc[0x4];
Saeed Mahameed74862162016-06-09 15:11:34 +0300902 u8 reserved_at_1d0[0x1];
903 u8 dcbx[0x1];
Maor Gottlieb246ac982017-05-30 10:29:12 +0300904 u8 general_notification_event[0x1];
905 u8 reserved_at_1d3[0x2];
Ilan Tayarie29341f2017-03-13 20:05:45 +0200906 u8 fpga[0x1];
Tariq Toukan928cfe82016-02-22 18:17:29 +0200907 u8 rol_s[0x1];
908 u8 rol_g[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300909 u8 reserved_at_1d8[0x1];
Tariq Toukan928cfe82016-02-22 18:17:29 +0200910 u8 wol_s[0x1];
911 u8 wol_g[0x1];
912 u8 wol_a[0x1];
913 u8 wol_b[0x1];
914 u8 wol_m[0x1];
915 u8 wol_u[0x1];
916 u8 wol_p[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300917
918 u8 stat_rate_support[0x10];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300919 u8 reserved_at_1f0[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +0300920 u8 cqe_version[0x4];
Eli Cohenb7755162014-10-02 12:19:44 +0300921
Saeed Mahameede2816822015-05-28 22:28:40 +0300922 u8 compact_address_vector[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +0300923 u8 striding_rq[0x1];
Erez Shitrit500a3d02017-04-13 06:36:51 +0300924 u8 reserved_at_202[0x1];
925 u8 ipoib_enhanced_offloads[0x1];
Erez Shitrit1015c2e2016-02-21 16:27:16 +0200926 u8 ipoib_basic_offloads[0x1];
Max Gurtovoy1410a902017-05-28 10:53:10 +0300927 u8 reserved_at_205[0x5];
928 u8 umr_fence[0x2];
929 u8 reserved_at_20c[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +0300930 u8 drain_sigerr[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300931 u8 cmdif_checksum[0x2];
932 u8 sigerr_cqe[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300933 u8 reserved_at_213[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300934 u8 wq_signature[0x1];
935 u8 sctr_data_cqe[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300936 u8 reserved_at_216[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300937 u8 sho[0x1];
938 u8 tph[0x1];
939 u8 rf[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300940 u8 dct[0x1];
Saeed Mahameed74862162016-06-09 15:11:34 +0300941 u8 qos[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300942 u8 eth_net_offloads[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300943 u8 roce[0x1];
944 u8 atomic[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300945 u8 reserved_at_21f[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300946
947 u8 cq_oi[0x1];
948 u8 cq_resize[0x1];
949 u8 cq_moderation[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300950 u8 reserved_at_223[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +0300951 u8 cq_eq_remap[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300952 u8 pg[0x1];
953 u8 block_lb_mc[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300954 u8 reserved_at_229[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300955 u8 scqe_break_moderation[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +0300956 u8 cq_period_start_from_cqe[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300957 u8 cd[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300958 u8 reserved_at_22d[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +0300959 u8 apm[0x1];
Sagi Grimberg3f0393a2016-02-23 10:25:23 +0200960 u8 vector_calc[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +0300961 u8 umr_ptr_rlky[0x1];
Matan Barakd2370e02016-02-29 18:05:30 +0200962 u8 imaicl[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300963 u8 reserved_at_232[0x4];
Eli Cohenb7755162014-10-02 12:19:44 +0300964 u8 qkv[0x1];
965 u8 pkv[0x1];
Haggai Eranb11a4f92016-02-29 15:45:03 +0200966 u8 set_deth_sqpn[0x1];
967 u8 reserved_at_239[0x3];
Eli Cohenb7755162014-10-02 12:19:44 +0300968 u8 xrc[0x1];
969 u8 ud[0x1];
970 u8 uc[0x1];
971 u8 rc[0x1];
972
Eli Cohena6d51b62017-01-03 23:55:23 +0200973 u8 uar_4k[0x1];
974 u8 reserved_at_241[0x9];
Eli Cohenb7755162014-10-02 12:19:44 +0300975 u8 uar_sz[0x6];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300976 u8 reserved_at_250[0x8];
Eli Cohenb7755162014-10-02 12:19:44 +0300977 u8 log_pg_sz[0x8];
978
979 u8 bf[0x1];
Saeed Mahameed0dbc6fe2016-11-17 13:45:59 +0200980 u8 driver_version[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +0300981 u8 pad_tx_eth_packet[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +0300982 u8 reserved_at_263[0x8];
Eli Cohenb7755162014-10-02 12:19:44 +0300983 u8 log_bf_reg_size[0x5];
Aviv Heller84df61e2016-05-10 13:47:50 +0300984
985 u8 reserved_at_270[0xb];
986 u8 lag_master[0x1];
987 u8 num_lag_ports[0x4];
Eli Cohenb7755162014-10-02 12:19:44 +0300988
Tariq Toukane1c9c622016-04-11 23:10:21 +0300989 u8 reserved_at_280[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +0300990 u8 max_wqe_sz_sq[0x10];
991
Tariq Toukane1c9c622016-04-11 23:10:21 +0300992 u8 reserved_at_2a0[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +0300993 u8 max_wqe_sz_rq[0x10];
994
Rabie Louloua8ffcc72017-07-09 13:39:30 +0300995 u8 max_flow_counter_31_16[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +0300996 u8 max_wqe_sz_sq_dc[0x10];
997
Tariq Toukane1c9c622016-04-11 23:10:21 +0300998 u8 reserved_at_2e0[0x7];
Eli Cohenb7755162014-10-02 12:19:44 +0300999 u8 max_qp_mcg[0x19];
1000
Tariq Toukane1c9c622016-04-11 23:10:21 +03001001 u8 reserved_at_300[0x18];
Eli Cohenb7755162014-10-02 12:19:44 +03001002 u8 log_max_mcg[0x8];
1003
Tariq Toukane1c9c622016-04-11 23:10:21 +03001004 u8 reserved_at_320[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001005 u8 log_max_transport_domain[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001006 u8 reserved_at_328[0x3];
Eli Cohenb7755162014-10-02 12:19:44 +03001007 u8 log_max_pd[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001008 u8 reserved_at_330[0xb];
Eli Cohenb7755162014-10-02 12:19:44 +03001009 u8 log_max_xrcd[0x5];
1010
Moshe Shemesh5c298142017-12-26 16:46:29 +02001011 u8 nic_receive_steering_discard[0x1];
1012 u8 reserved_at_341[0x7];
Amir Vadaia351a1b02016-07-14 10:32:38 +03001013 u8 log_max_flow_counter_bulk[0x8];
Rabie Louloua8ffcc72017-07-09 13:39:30 +03001014 u8 max_flow_counter_15_0[0x10];
Amir Vadaia351a1b02016-07-14 10:32:38 +03001015
Eli Cohenb7755162014-10-02 12:19:44 +03001016
Tariq Toukane1c9c622016-04-11 23:10:21 +03001017 u8 reserved_at_360[0x3];
Eli Cohenb7755162014-10-02 12:19:44 +03001018 u8 log_max_rq[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001019 u8 reserved_at_368[0x3];
Eli Cohenb7755162014-10-02 12:19:44 +03001020 u8 log_max_sq[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001021 u8 reserved_at_370[0x3];
Eli Cohenb7755162014-10-02 12:19:44 +03001022 u8 log_max_tir[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001023 u8 reserved_at_378[0x3];
Eli Cohenb7755162014-10-02 12:19:44 +03001024 u8 log_max_tis[0x5];
1025
Saeed Mahameede2816822015-05-28 22:28:40 +03001026 u8 basic_cyclic_rcv_wqe[0x1];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001027 u8 reserved_at_381[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03001028 u8 log_max_rmp[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001029 u8 reserved_at_388[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001030 u8 log_max_rqt[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001031 u8 reserved_at_390[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001032 u8 log_max_rqt_size[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001033 u8 reserved_at_398[0x3];
Eli Cohenb7755162014-10-02 12:19:44 +03001034 u8 log_max_tis_per_sq[0x5];
1035
Tariq Toukane1c9c622016-04-11 23:10:21 +03001036 u8 reserved_at_3a0[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001037 u8 log_max_stride_sz_rq[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001038 u8 reserved_at_3a8[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001039 u8 log_min_stride_sz_rq[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001040 u8 reserved_at_3b0[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001041 u8 log_max_stride_sz_sq[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001042 u8 reserved_at_3b8[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001043 u8 log_min_stride_sz_sq[0x5];
Eli Cohenb7755162014-10-02 12:19:44 +03001044
Or Gerlitz40817cd2017-06-25 12:38:45 +03001045 u8 hairpin[0x1];
1046 u8 reserved_at_3c1[0x2];
1047 u8 log_max_hairpin_queues[0x5];
1048 u8 reserved_at_3c8[0x3];
1049 u8 log_max_hairpin_wq_data_sz[0x5];
Or Gerlitz4d533e02018-01-04 12:26:21 +02001050 u8 reserved_at_3d0[0x3];
1051 u8 log_max_hairpin_num_packets[0x5];
1052 u8 reserved_at_3d8[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001053 u8 log_max_wq_sz[0x5];
1054
Saeed Mahameed54f0a412015-12-01 18:03:10 +02001055 u8 nic_vport_change_event[0x1];
Eran Ben Elisha8978cc92018-01-09 11:41:10 +02001056 u8 disable_local_lb_uc[0x1];
1057 u8 disable_local_lb_mc[0x1];
Or Gerlitz40817cd2017-06-25 12:38:45 +03001058 u8 log_min_hairpin_wq_data_sz[0x5];
1059 u8 reserved_at_3e8[0x3];
Saeed Mahameed54f0a412015-12-01 18:03:10 +02001060 u8 log_max_vlan_list[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001061 u8 reserved_at_3f0[0x3];
Saeed Mahameed54f0a412015-12-01 18:03:10 +02001062 u8 log_max_current_mc_list[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001063 u8 reserved_at_3f8[0x3];
Saeed Mahameed54f0a412015-12-01 18:03:10 +02001064 u8 log_max_current_uc_list[0x5];
1065
Tariq Toukane1c9c622016-04-11 23:10:21 +03001066 u8 reserved_at_400[0x80];
Saeed Mahameed54f0a412015-12-01 18:03:10 +02001067
Tariq Toukane1c9c622016-04-11 23:10:21 +03001068 u8 reserved_at_480[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001069 u8 log_max_l2_table[0x5];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001070 u8 reserved_at_488[0x8];
Eli Cohenb7755162014-10-02 12:19:44 +03001071 u8 log_uar_page_sz[0x10];
1072
Tariq Toukane1c9c622016-04-11 23:10:21 +03001073 u8 reserved_at_4a0[0x20];
Linus Torvalds048ccca2016-01-23 18:45:06 -08001074 u8 device_frequency_mhz[0x20];
Eran Ben Elishab0844442015-12-29 14:58:30 +02001075 u8 device_frequency_khz[0x20];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001076
Eli Cohena6d51b62017-01-03 23:55:23 +02001077 u8 reserved_at_500[0x20];
1078 u8 num_of_uars_per_page[0x20];
1079 u8 reserved_at_540[0x40];
Tariq Toukane1c9c622016-04-11 23:10:21 +03001080
Guy Levi0ff8e792017-10-19 08:25:51 +03001081 u8 reserved_at_580[0x3d];
1082 u8 cqe_128_always[0x1];
1083 u8 cqe_compression_128[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03001084 u8 cqe_compression[0x1];
Eli Cohenb7755162014-10-02 12:19:44 +03001085
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03001086 u8 cqe_compression_timeout[0x10];
1087 u8 cqe_compression_max_num[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +03001088
Saeed Mahameed74862162016-06-09 15:11:34 +03001089 u8 reserved_at_5e0[0x10];
1090 u8 tag_matching[0x1];
1091 u8 rndv_offload_rc[0x1];
1092 u8 rndv_offload_dc[0x1];
1093 u8 log_tag_matching_list_sz[0x5];
Max Gurtovoy7b135582017-01-02 11:37:38 +02001094 u8 reserved_at_5f8[0x3];
Saeed Mahameed74862162016-06-09 15:11:34 +03001095 u8 log_max_xrq[0x5];
1096
Daniel Jurgens32f69e42018-01-04 17:25:36 +02001097 u8 affiliate_nic_vport_criteria[0x8];
1098 u8 native_port_num[0x8];
1099 u8 num_vhca_ports[0x8];
1100 u8 reserved_at_618[0x6];
1101 u8 sw_owner_id[0x1];
Daniel Jurgens8737f812018-01-04 17:25:32 +02001102 u8 reserved_at_61f[0x1e1];
Saeed Mahameede2816822015-05-28 22:28:40 +03001103};
1104
Saeed Mahameed81848732015-12-01 18:03:20 +02001105enum mlx5_flow_destination_type {
1106 MLX5_FLOW_DESTINATION_TYPE_VPORT = 0x0,
1107 MLX5_FLOW_DESTINATION_TYPE_FLOW_TABLE = 0x1,
1108 MLX5_FLOW_DESTINATION_TYPE_TIR = 0x2,
Amir Vadaibd5251db2016-05-13 12:55:40 +00001109
Aviad Yehezkel5f418372018-02-18 13:17:17 +02001110 MLX5_FLOW_DESTINATION_TYPE_PORT = 0x99,
Amir Vadaibd5251db2016-05-13 12:55:40 +00001111 MLX5_FLOW_DESTINATION_TYPE_COUNTER = 0x100,
Saeed Mahameede2816822015-05-28 22:28:40 +03001112};
1113
1114struct mlx5_ifc_dest_format_struct_bits {
1115 u8 destination_type[0x8];
1116 u8 destination_id[0x18];
1117
Matan Barakb4ff3a32016-02-09 14:57:42 +02001118 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03001119};
1120
Amir Vadai9dc0b282016-05-13 12:55:39 +00001121struct mlx5_ifc_flow_counter_list_bits {
Rabie Louloua8ffcc72017-07-09 13:39:30 +03001122 u8 flow_counter_id[0x20];
Amir Vadai9dc0b282016-05-13 12:55:39 +00001123
1124 u8 reserved_at_20[0x20];
1125};
1126
1127union mlx5_ifc_dest_format_struct_flow_counter_list_auto_bits {
1128 struct mlx5_ifc_dest_format_struct_bits dest_format_struct;
1129 struct mlx5_ifc_flow_counter_list_bits flow_counter_list;
1130 u8 reserved_at_0[0x40];
1131};
1132
Saeed Mahameede2816822015-05-28 22:28:40 +03001133struct mlx5_ifc_fte_match_param_bits {
1134 struct mlx5_ifc_fte_match_set_lyr_2_4_bits outer_headers;
1135
1136 struct mlx5_ifc_fte_match_set_misc_bits misc_parameters;
1137
1138 struct mlx5_ifc_fte_match_set_lyr_2_4_bits inner_headers;
1139
Matan Barakb4ff3a32016-02-09 14:57:42 +02001140 u8 reserved_at_600[0xa00];
Saeed Mahameede2816822015-05-28 22:28:40 +03001141};
1142
1143enum {
1144 MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_SRC_IP = 0x0,
1145 MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_DST_IP = 0x1,
1146 MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_SPORT = 0x2,
1147 MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_DPORT = 0x3,
1148 MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_IPSEC_SPI = 0x4,
1149};
1150
1151struct mlx5_ifc_rx_hash_field_select_bits {
1152 u8 l3_prot_type[0x1];
1153 u8 l4_prot_type[0x1];
1154 u8 selected_fields[0x1e];
1155};
1156
1157enum {
1158 MLX5_WQ_WQ_TYPE_WQ_LINKED_LIST = 0x0,
1159 MLX5_WQ_WQ_TYPE_WQ_CYCLIC = 0x1,
1160};
1161
1162enum {
1163 MLX5_WQ_END_PADDING_MODE_END_PAD_NONE = 0x0,
1164 MLX5_WQ_END_PADDING_MODE_END_PAD_ALIGN = 0x1,
1165};
1166
1167struct mlx5_ifc_wq_bits {
1168 u8 wq_type[0x4];
1169 u8 wq_signature[0x1];
1170 u8 end_padding_mode[0x2];
1171 u8 cd_slave[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001172 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03001173
1174 u8 hds_skip_first_sge[0x1];
1175 u8 log2_hds_buf_size[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001176 u8 reserved_at_24[0x7];
Saeed Mahameede2816822015-05-28 22:28:40 +03001177 u8 page_offset[0x5];
1178 u8 lwm[0x10];
1179
Matan Barakb4ff3a32016-02-09 14:57:42 +02001180 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03001181 u8 pd[0x18];
1182
Matan Barakb4ff3a32016-02-09 14:57:42 +02001183 u8 reserved_at_60[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03001184 u8 uar_page[0x18];
1185
1186 u8 dbr_addr[0x40];
1187
1188 u8 hw_counter[0x20];
1189
1190 u8 sw_counter[0x20];
1191
Matan Barakb4ff3a32016-02-09 14:57:42 +02001192 u8 reserved_at_100[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03001193 u8 log_wq_stride[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001194 u8 reserved_at_110[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001195 u8 log_wq_pg_sz[0x5];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001196 u8 reserved_at_118[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001197 u8 log_wq_sz[0x5];
1198
Or Gerlitz4d533e02018-01-04 12:26:21 +02001199 u8 reserved_at_120[0x3];
1200 u8 log_hairpin_num_packets[0x5];
1201 u8 reserved_at_128[0x3];
Or Gerlitz40817cd2017-06-25 12:38:45 +03001202 u8 log_hairpin_data_sz[0x5];
1203 u8 reserved_at_130[0x5];
1204
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03001205 u8 log_wqe_num_of_strides[0x3];
1206 u8 two_byte_shift_en[0x1];
1207 u8 reserved_at_139[0x4];
1208 u8 log_wqe_stride_size[0x3];
1209
1210 u8 reserved_at_140[0x4c0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001211
1212 struct mlx5_ifc_cmd_pas_bits pas[0];
1213};
1214
1215struct mlx5_ifc_rq_num_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001216 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03001217 u8 rq_num[0x18];
1218};
1219
1220struct mlx5_ifc_mac_address_layout_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001221 u8 reserved_at_0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03001222 u8 mac_addr_47_32[0x10];
1223
1224 u8 mac_addr_31_0[0x20];
1225};
1226
Saeed Mahameedc0046cf2015-12-01 18:03:15 +02001227struct mlx5_ifc_vlan_layout_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001228 u8 reserved_at_0[0x14];
Saeed Mahameedc0046cf2015-12-01 18:03:15 +02001229 u8 vlan[0x0c];
1230
Matan Barakb4ff3a32016-02-09 14:57:42 +02001231 u8 reserved_at_20[0x20];
Saeed Mahameedc0046cf2015-12-01 18:03:15 +02001232};
1233
Saeed Mahameede2816822015-05-28 22:28:40 +03001234struct mlx5_ifc_cong_control_r_roce_ecn_np_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001235 u8 reserved_at_0[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001236
1237 u8 min_time_between_cnps[0x20];
1238
Matan Barakb4ff3a32016-02-09 14:57:42 +02001239 u8 reserved_at_c0[0x12];
Saeed Mahameede2816822015-05-28 22:28:40 +03001240 u8 cnp_dscp[0x6];
Parav Pandit4a2da0b2017-05-30 10:05:15 +03001241 u8 reserved_at_d8[0x4];
1242 u8 cnp_prio_mode[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03001243 u8 cnp_802p_prio[0x3];
1244
Matan Barakb4ff3a32016-02-09 14:57:42 +02001245 u8 reserved_at_e0[0x720];
Saeed Mahameede2816822015-05-28 22:28:40 +03001246};
1247
1248struct mlx5_ifc_cong_control_r_roce_ecn_rp_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001249 u8 reserved_at_0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03001250
Matan Barakb4ff3a32016-02-09 14:57:42 +02001251 u8 reserved_at_60[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03001252 u8 clamp_tgt_rate[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001253 u8 reserved_at_65[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001254 u8 clamp_tgt_rate_after_time_inc[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001255 u8 reserved_at_69[0x17];
Saeed Mahameede2816822015-05-28 22:28:40 +03001256
Matan Barakb4ff3a32016-02-09 14:57:42 +02001257 u8 reserved_at_80[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03001258
1259 u8 rpg_time_reset[0x20];
1260
1261 u8 rpg_byte_reset[0x20];
1262
1263 u8 rpg_threshold[0x20];
1264
1265 u8 rpg_max_rate[0x20];
1266
1267 u8 rpg_ai_rate[0x20];
1268
1269 u8 rpg_hai_rate[0x20];
1270
1271 u8 rpg_gd[0x20];
1272
1273 u8 rpg_min_dec_fac[0x20];
1274
1275 u8 rpg_min_rate[0x20];
1276
Matan Barakb4ff3a32016-02-09 14:57:42 +02001277 u8 reserved_at_1c0[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001278
1279 u8 rate_to_set_on_first_cnp[0x20];
1280
1281 u8 dce_tcp_g[0x20];
1282
1283 u8 dce_tcp_rtt[0x20];
1284
1285 u8 rate_reduce_monitor_period[0x20];
1286
Matan Barakb4ff3a32016-02-09 14:57:42 +02001287 u8 reserved_at_320[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03001288
1289 u8 initial_alpha_value[0x20];
1290
Matan Barakb4ff3a32016-02-09 14:57:42 +02001291 u8 reserved_at_360[0x4a0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001292};
1293
1294struct mlx5_ifc_cong_control_802_1qau_rp_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001295 u8 reserved_at_0[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03001296
1297 u8 rppp_max_rps[0x20];
1298
1299 u8 rpg_time_reset[0x20];
1300
1301 u8 rpg_byte_reset[0x20];
1302
1303 u8 rpg_threshold[0x20];
1304
1305 u8 rpg_max_rate[0x20];
1306
1307 u8 rpg_ai_rate[0x20];
1308
1309 u8 rpg_hai_rate[0x20];
1310
1311 u8 rpg_gd[0x20];
1312
1313 u8 rpg_min_dec_fac[0x20];
1314
1315 u8 rpg_min_rate[0x20];
1316
Matan Barakb4ff3a32016-02-09 14:57:42 +02001317 u8 reserved_at_1c0[0x640];
Saeed Mahameede2816822015-05-28 22:28:40 +03001318};
1319
1320enum {
1321 MLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_LOG_CQ_SIZE = 0x1,
1322 MLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_PAGE_OFFSET = 0x2,
1323 MLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_LOG_PAGE_SIZE = 0x4,
1324};
1325
1326struct mlx5_ifc_resize_field_select_bits {
1327 u8 resize_field_select[0x20];
1328};
1329
1330enum {
1331 MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_PERIOD = 0x1,
1332 MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_MAX_COUNT = 0x2,
1333 MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_OI = 0x4,
1334 MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_C_EQN = 0x8,
1335};
1336
1337struct mlx5_ifc_modify_field_select_bits {
1338 u8 modify_field_select[0x20];
1339};
1340
1341struct mlx5_ifc_field_select_r_roce_np_bits {
1342 u8 field_select_r_roce_np[0x20];
1343};
1344
1345struct mlx5_ifc_field_select_r_roce_rp_bits {
1346 u8 field_select_r_roce_rp[0x20];
1347};
1348
1349enum {
1350 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPPP_MAX_RPS = 0x4,
1351 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_TIME_RESET = 0x8,
1352 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_BYTE_RESET = 0x10,
1353 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_THRESHOLD = 0x20,
1354 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MAX_RATE = 0x40,
1355 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_AI_RATE = 0x80,
1356 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_HAI_RATE = 0x100,
1357 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_GD = 0x200,
1358 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MIN_DEC_FAC = 0x400,
1359 MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MIN_RATE = 0x800,
1360};
1361
1362struct mlx5_ifc_field_select_802_1qau_rp_bits {
1363 u8 field_select_8021qaurp[0x20];
1364};
1365
1366struct mlx5_ifc_phys_layer_cntrs_bits {
1367 u8 time_since_last_clear_high[0x20];
1368
1369 u8 time_since_last_clear_low[0x20];
1370
1371 u8 symbol_errors_high[0x20];
1372
1373 u8 symbol_errors_low[0x20];
1374
1375 u8 sync_headers_errors_high[0x20];
1376
1377 u8 sync_headers_errors_low[0x20];
1378
1379 u8 edpl_bip_errors_lane0_high[0x20];
1380
1381 u8 edpl_bip_errors_lane0_low[0x20];
1382
1383 u8 edpl_bip_errors_lane1_high[0x20];
1384
1385 u8 edpl_bip_errors_lane1_low[0x20];
1386
1387 u8 edpl_bip_errors_lane2_high[0x20];
1388
1389 u8 edpl_bip_errors_lane2_low[0x20];
1390
1391 u8 edpl_bip_errors_lane3_high[0x20];
1392
1393 u8 edpl_bip_errors_lane3_low[0x20];
1394
1395 u8 fc_fec_corrected_blocks_lane0_high[0x20];
1396
1397 u8 fc_fec_corrected_blocks_lane0_low[0x20];
1398
1399 u8 fc_fec_corrected_blocks_lane1_high[0x20];
1400
1401 u8 fc_fec_corrected_blocks_lane1_low[0x20];
1402
1403 u8 fc_fec_corrected_blocks_lane2_high[0x20];
1404
1405 u8 fc_fec_corrected_blocks_lane2_low[0x20];
1406
1407 u8 fc_fec_corrected_blocks_lane3_high[0x20];
1408
1409 u8 fc_fec_corrected_blocks_lane3_low[0x20];
1410
1411 u8 fc_fec_uncorrectable_blocks_lane0_high[0x20];
1412
1413 u8 fc_fec_uncorrectable_blocks_lane0_low[0x20];
1414
1415 u8 fc_fec_uncorrectable_blocks_lane1_high[0x20];
1416
1417 u8 fc_fec_uncorrectable_blocks_lane1_low[0x20];
1418
1419 u8 fc_fec_uncorrectable_blocks_lane2_high[0x20];
1420
1421 u8 fc_fec_uncorrectable_blocks_lane2_low[0x20];
1422
1423 u8 fc_fec_uncorrectable_blocks_lane3_high[0x20];
1424
1425 u8 fc_fec_uncorrectable_blocks_lane3_low[0x20];
1426
1427 u8 rs_fec_corrected_blocks_high[0x20];
1428
1429 u8 rs_fec_corrected_blocks_low[0x20];
1430
1431 u8 rs_fec_uncorrectable_blocks_high[0x20];
1432
1433 u8 rs_fec_uncorrectable_blocks_low[0x20];
1434
1435 u8 rs_fec_no_errors_blocks_high[0x20];
1436
1437 u8 rs_fec_no_errors_blocks_low[0x20];
1438
1439 u8 rs_fec_single_error_blocks_high[0x20];
1440
1441 u8 rs_fec_single_error_blocks_low[0x20];
1442
1443 u8 rs_fec_corrected_symbols_total_high[0x20];
1444
1445 u8 rs_fec_corrected_symbols_total_low[0x20];
1446
1447 u8 rs_fec_corrected_symbols_lane0_high[0x20];
1448
1449 u8 rs_fec_corrected_symbols_lane0_low[0x20];
1450
1451 u8 rs_fec_corrected_symbols_lane1_high[0x20];
1452
1453 u8 rs_fec_corrected_symbols_lane1_low[0x20];
1454
1455 u8 rs_fec_corrected_symbols_lane2_high[0x20];
1456
1457 u8 rs_fec_corrected_symbols_lane2_low[0x20];
1458
1459 u8 rs_fec_corrected_symbols_lane3_high[0x20];
1460
1461 u8 rs_fec_corrected_symbols_lane3_low[0x20];
1462
1463 u8 link_down_events[0x20];
1464
1465 u8 successful_recovery_events[0x20];
1466
Matan Barakb4ff3a32016-02-09 14:57:42 +02001467 u8 reserved_at_640[0x180];
Saeed Mahameede2816822015-05-28 22:28:40 +03001468};
1469
Gal Pressmand8dc0502016-09-27 17:04:51 +03001470struct mlx5_ifc_phys_layer_statistical_cntrs_bits {
1471 u8 time_since_last_clear_high[0x20];
1472
1473 u8 time_since_last_clear_low[0x20];
1474
1475 u8 phy_received_bits_high[0x20];
1476
1477 u8 phy_received_bits_low[0x20];
1478
1479 u8 phy_symbol_errors_high[0x20];
1480
1481 u8 phy_symbol_errors_low[0x20];
1482
1483 u8 phy_corrected_bits_high[0x20];
1484
1485 u8 phy_corrected_bits_low[0x20];
1486
1487 u8 phy_corrected_bits_lane0_high[0x20];
1488
1489 u8 phy_corrected_bits_lane0_low[0x20];
1490
1491 u8 phy_corrected_bits_lane1_high[0x20];
1492
1493 u8 phy_corrected_bits_lane1_low[0x20];
1494
1495 u8 phy_corrected_bits_lane2_high[0x20];
1496
1497 u8 phy_corrected_bits_lane2_low[0x20];
1498
1499 u8 phy_corrected_bits_lane3_high[0x20];
1500
1501 u8 phy_corrected_bits_lane3_low[0x20];
1502
1503 u8 reserved_at_200[0x5c0];
1504};
1505
Meny Yossefi1c64bf62016-02-18 18:15:00 +02001506struct mlx5_ifc_ib_port_cntrs_grp_data_layout_bits {
1507 u8 symbol_error_counter[0x10];
1508
1509 u8 link_error_recovery_counter[0x8];
1510
1511 u8 link_downed_counter[0x8];
1512
1513 u8 port_rcv_errors[0x10];
1514
1515 u8 port_rcv_remote_physical_errors[0x10];
1516
1517 u8 port_rcv_switch_relay_errors[0x10];
1518
1519 u8 port_xmit_discards[0x10];
1520
1521 u8 port_xmit_constraint_errors[0x8];
1522
1523 u8 port_rcv_constraint_errors[0x8];
1524
1525 u8 reserved_at_70[0x8];
1526
1527 u8 link_overrun_errors[0x8];
1528
1529 u8 reserved_at_80[0x10];
1530
1531 u8 vl_15_dropped[0x10];
1532
Tim Wright133bea02017-05-01 17:30:08 +01001533 u8 reserved_at_a0[0x80];
1534
1535 u8 port_xmit_wait[0x20];
Meny Yossefi1c64bf62016-02-18 18:15:00 +02001536};
1537
Saeed Mahameede2816822015-05-28 22:28:40 +03001538struct mlx5_ifc_eth_per_traffic_grp_data_layout_bits {
1539 u8 transmit_queue_high[0x20];
1540
1541 u8 transmit_queue_low[0x20];
1542
Matan Barakb4ff3a32016-02-09 14:57:42 +02001543 u8 reserved_at_40[0x780];
Saeed Mahameede2816822015-05-28 22:28:40 +03001544};
1545
1546struct mlx5_ifc_eth_per_prio_grp_data_layout_bits {
1547 u8 rx_octets_high[0x20];
1548
1549 u8 rx_octets_low[0x20];
1550
Matan Barakb4ff3a32016-02-09 14:57:42 +02001551 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001552
1553 u8 rx_frames_high[0x20];
1554
1555 u8 rx_frames_low[0x20];
1556
1557 u8 tx_octets_high[0x20];
1558
1559 u8 tx_octets_low[0x20];
1560
Matan Barakb4ff3a32016-02-09 14:57:42 +02001561 u8 reserved_at_180[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001562
1563 u8 tx_frames_high[0x20];
1564
1565 u8 tx_frames_low[0x20];
1566
1567 u8 rx_pause_high[0x20];
1568
1569 u8 rx_pause_low[0x20];
1570
1571 u8 rx_pause_duration_high[0x20];
1572
1573 u8 rx_pause_duration_low[0x20];
1574
1575 u8 tx_pause_high[0x20];
1576
1577 u8 tx_pause_low[0x20];
1578
1579 u8 tx_pause_duration_high[0x20];
1580
1581 u8 tx_pause_duration_low[0x20];
1582
1583 u8 rx_pause_transition_high[0x20];
1584
1585 u8 rx_pause_transition_low[0x20];
1586
Inbar Karmy2fcb12d2017-08-17 16:39:47 +03001587 u8 reserved_at_3c0[0x40];
1588
1589 u8 device_stall_minor_watermark_cnt_high[0x20];
1590
1591 u8 device_stall_minor_watermark_cnt_low[0x20];
1592
1593 u8 device_stall_critical_watermark_cnt_high[0x20];
1594
1595 u8 device_stall_critical_watermark_cnt_low[0x20];
1596
1597 u8 reserved_at_480[0x340];
Saeed Mahameede2816822015-05-28 22:28:40 +03001598};
1599
1600struct mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits {
1601 u8 port_transmit_wait_high[0x20];
1602
1603 u8 port_transmit_wait_low[0x20];
1604
Gal Pressman2dba0792017-06-18 14:56:45 +03001605 u8 reserved_at_40[0x100];
1606
1607 u8 rx_buffer_almost_full_high[0x20];
1608
1609 u8 rx_buffer_almost_full_low[0x20];
1610
1611 u8 rx_buffer_full_high[0x20];
1612
1613 u8 rx_buffer_full_low[0x20];
1614
1615 u8 reserved_at_1c0[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03001616};
1617
1618struct mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits {
1619 u8 dot3stats_alignment_errors_high[0x20];
1620
1621 u8 dot3stats_alignment_errors_low[0x20];
1622
1623 u8 dot3stats_fcs_errors_high[0x20];
1624
1625 u8 dot3stats_fcs_errors_low[0x20];
1626
1627 u8 dot3stats_single_collision_frames_high[0x20];
1628
1629 u8 dot3stats_single_collision_frames_low[0x20];
1630
1631 u8 dot3stats_multiple_collision_frames_high[0x20];
1632
1633 u8 dot3stats_multiple_collision_frames_low[0x20];
1634
1635 u8 dot3stats_sqe_test_errors_high[0x20];
1636
1637 u8 dot3stats_sqe_test_errors_low[0x20];
1638
1639 u8 dot3stats_deferred_transmissions_high[0x20];
1640
1641 u8 dot3stats_deferred_transmissions_low[0x20];
1642
1643 u8 dot3stats_late_collisions_high[0x20];
1644
1645 u8 dot3stats_late_collisions_low[0x20];
1646
1647 u8 dot3stats_excessive_collisions_high[0x20];
1648
1649 u8 dot3stats_excessive_collisions_low[0x20];
1650
1651 u8 dot3stats_internal_mac_transmit_errors_high[0x20];
1652
1653 u8 dot3stats_internal_mac_transmit_errors_low[0x20];
1654
1655 u8 dot3stats_carrier_sense_errors_high[0x20];
1656
1657 u8 dot3stats_carrier_sense_errors_low[0x20];
1658
1659 u8 dot3stats_frame_too_longs_high[0x20];
1660
1661 u8 dot3stats_frame_too_longs_low[0x20];
1662
1663 u8 dot3stats_internal_mac_receive_errors_high[0x20];
1664
1665 u8 dot3stats_internal_mac_receive_errors_low[0x20];
1666
1667 u8 dot3stats_symbol_errors_high[0x20];
1668
1669 u8 dot3stats_symbol_errors_low[0x20];
1670
1671 u8 dot3control_in_unknown_opcodes_high[0x20];
1672
1673 u8 dot3control_in_unknown_opcodes_low[0x20];
1674
1675 u8 dot3in_pause_frames_high[0x20];
1676
1677 u8 dot3in_pause_frames_low[0x20];
1678
1679 u8 dot3out_pause_frames_high[0x20];
1680
1681 u8 dot3out_pause_frames_low[0x20];
1682
Matan Barakb4ff3a32016-02-09 14:57:42 +02001683 u8 reserved_at_400[0x3c0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001684};
1685
1686struct mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits {
1687 u8 ether_stats_drop_events_high[0x20];
1688
1689 u8 ether_stats_drop_events_low[0x20];
1690
1691 u8 ether_stats_octets_high[0x20];
1692
1693 u8 ether_stats_octets_low[0x20];
1694
1695 u8 ether_stats_pkts_high[0x20];
1696
1697 u8 ether_stats_pkts_low[0x20];
1698
1699 u8 ether_stats_broadcast_pkts_high[0x20];
1700
1701 u8 ether_stats_broadcast_pkts_low[0x20];
1702
1703 u8 ether_stats_multicast_pkts_high[0x20];
1704
1705 u8 ether_stats_multicast_pkts_low[0x20];
1706
1707 u8 ether_stats_crc_align_errors_high[0x20];
1708
1709 u8 ether_stats_crc_align_errors_low[0x20];
1710
1711 u8 ether_stats_undersize_pkts_high[0x20];
1712
1713 u8 ether_stats_undersize_pkts_low[0x20];
1714
1715 u8 ether_stats_oversize_pkts_high[0x20];
1716
1717 u8 ether_stats_oversize_pkts_low[0x20];
1718
1719 u8 ether_stats_fragments_high[0x20];
1720
1721 u8 ether_stats_fragments_low[0x20];
1722
1723 u8 ether_stats_jabbers_high[0x20];
1724
1725 u8 ether_stats_jabbers_low[0x20];
1726
1727 u8 ether_stats_collisions_high[0x20];
1728
1729 u8 ether_stats_collisions_low[0x20];
1730
1731 u8 ether_stats_pkts64octets_high[0x20];
1732
1733 u8 ether_stats_pkts64octets_low[0x20];
1734
1735 u8 ether_stats_pkts65to127octets_high[0x20];
1736
1737 u8 ether_stats_pkts65to127octets_low[0x20];
1738
1739 u8 ether_stats_pkts128to255octets_high[0x20];
1740
1741 u8 ether_stats_pkts128to255octets_low[0x20];
1742
1743 u8 ether_stats_pkts256to511octets_high[0x20];
1744
1745 u8 ether_stats_pkts256to511octets_low[0x20];
1746
1747 u8 ether_stats_pkts512to1023octets_high[0x20];
1748
1749 u8 ether_stats_pkts512to1023octets_low[0x20];
1750
1751 u8 ether_stats_pkts1024to1518octets_high[0x20];
1752
1753 u8 ether_stats_pkts1024to1518octets_low[0x20];
1754
1755 u8 ether_stats_pkts1519to2047octets_high[0x20];
1756
1757 u8 ether_stats_pkts1519to2047octets_low[0x20];
1758
1759 u8 ether_stats_pkts2048to4095octets_high[0x20];
1760
1761 u8 ether_stats_pkts2048to4095octets_low[0x20];
1762
1763 u8 ether_stats_pkts4096to8191octets_high[0x20];
1764
1765 u8 ether_stats_pkts4096to8191octets_low[0x20];
1766
1767 u8 ether_stats_pkts8192to10239octets_high[0x20];
1768
1769 u8 ether_stats_pkts8192to10239octets_low[0x20];
1770
Matan Barakb4ff3a32016-02-09 14:57:42 +02001771 u8 reserved_at_540[0x280];
Saeed Mahameede2816822015-05-28 22:28:40 +03001772};
1773
1774struct mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits {
1775 u8 if_in_octets_high[0x20];
1776
1777 u8 if_in_octets_low[0x20];
1778
1779 u8 if_in_ucast_pkts_high[0x20];
1780
1781 u8 if_in_ucast_pkts_low[0x20];
1782
1783 u8 if_in_discards_high[0x20];
1784
1785 u8 if_in_discards_low[0x20];
1786
1787 u8 if_in_errors_high[0x20];
1788
1789 u8 if_in_errors_low[0x20];
1790
1791 u8 if_in_unknown_protos_high[0x20];
1792
1793 u8 if_in_unknown_protos_low[0x20];
1794
1795 u8 if_out_octets_high[0x20];
1796
1797 u8 if_out_octets_low[0x20];
1798
1799 u8 if_out_ucast_pkts_high[0x20];
1800
1801 u8 if_out_ucast_pkts_low[0x20];
1802
1803 u8 if_out_discards_high[0x20];
1804
1805 u8 if_out_discards_low[0x20];
1806
1807 u8 if_out_errors_high[0x20];
1808
1809 u8 if_out_errors_low[0x20];
1810
1811 u8 if_in_multicast_pkts_high[0x20];
1812
1813 u8 if_in_multicast_pkts_low[0x20];
1814
1815 u8 if_in_broadcast_pkts_high[0x20];
1816
1817 u8 if_in_broadcast_pkts_low[0x20];
1818
1819 u8 if_out_multicast_pkts_high[0x20];
1820
1821 u8 if_out_multicast_pkts_low[0x20];
1822
1823 u8 if_out_broadcast_pkts_high[0x20];
1824
1825 u8 if_out_broadcast_pkts_low[0x20];
1826
Matan Barakb4ff3a32016-02-09 14:57:42 +02001827 u8 reserved_at_340[0x480];
Saeed Mahameede2816822015-05-28 22:28:40 +03001828};
1829
1830struct mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits {
1831 u8 a_frames_transmitted_ok_high[0x20];
1832
1833 u8 a_frames_transmitted_ok_low[0x20];
1834
1835 u8 a_frames_received_ok_high[0x20];
1836
1837 u8 a_frames_received_ok_low[0x20];
1838
1839 u8 a_frame_check_sequence_errors_high[0x20];
1840
1841 u8 a_frame_check_sequence_errors_low[0x20];
1842
1843 u8 a_alignment_errors_high[0x20];
1844
1845 u8 a_alignment_errors_low[0x20];
1846
1847 u8 a_octets_transmitted_ok_high[0x20];
1848
1849 u8 a_octets_transmitted_ok_low[0x20];
1850
1851 u8 a_octets_received_ok_high[0x20];
1852
1853 u8 a_octets_received_ok_low[0x20];
1854
1855 u8 a_multicast_frames_xmitted_ok_high[0x20];
1856
1857 u8 a_multicast_frames_xmitted_ok_low[0x20];
1858
1859 u8 a_broadcast_frames_xmitted_ok_high[0x20];
1860
1861 u8 a_broadcast_frames_xmitted_ok_low[0x20];
1862
1863 u8 a_multicast_frames_received_ok_high[0x20];
1864
1865 u8 a_multicast_frames_received_ok_low[0x20];
1866
1867 u8 a_broadcast_frames_received_ok_high[0x20];
1868
1869 u8 a_broadcast_frames_received_ok_low[0x20];
1870
1871 u8 a_in_range_length_errors_high[0x20];
1872
1873 u8 a_in_range_length_errors_low[0x20];
1874
1875 u8 a_out_of_range_length_field_high[0x20];
1876
1877 u8 a_out_of_range_length_field_low[0x20];
1878
1879 u8 a_frame_too_long_errors_high[0x20];
1880
1881 u8 a_frame_too_long_errors_low[0x20];
1882
1883 u8 a_symbol_error_during_carrier_high[0x20];
1884
1885 u8 a_symbol_error_during_carrier_low[0x20];
1886
1887 u8 a_mac_control_frames_transmitted_high[0x20];
1888
1889 u8 a_mac_control_frames_transmitted_low[0x20];
1890
1891 u8 a_mac_control_frames_received_high[0x20];
1892
1893 u8 a_mac_control_frames_received_low[0x20];
1894
1895 u8 a_unsupported_opcodes_received_high[0x20];
1896
1897 u8 a_unsupported_opcodes_received_low[0x20];
1898
1899 u8 a_pause_mac_ctrl_frames_received_high[0x20];
1900
1901 u8 a_pause_mac_ctrl_frames_received_low[0x20];
1902
1903 u8 a_pause_mac_ctrl_frames_transmitted_high[0x20];
1904
1905 u8 a_pause_mac_ctrl_frames_transmitted_low[0x20];
1906
Matan Barakb4ff3a32016-02-09 14:57:42 +02001907 u8 reserved_at_4c0[0x300];
Saeed Mahameede2816822015-05-28 22:28:40 +03001908};
1909
Gal Pressman8ed1a632016-11-17 13:46:01 +02001910struct mlx5_ifc_pcie_perf_cntrs_grp_data_layout_bits {
1911 u8 life_time_counter_high[0x20];
1912
1913 u8 life_time_counter_low[0x20];
1914
1915 u8 rx_errors[0x20];
1916
1917 u8 tx_errors[0x20];
1918
1919 u8 l0_to_recovery_eieos[0x20];
1920
1921 u8 l0_to_recovery_ts[0x20];
1922
1923 u8 l0_to_recovery_framing[0x20];
1924
1925 u8 l0_to_recovery_retrain[0x20];
1926
1927 u8 crc_error_dllp[0x20];
1928
1929 u8 crc_error_tlp[0x20];
1930
Eran Ben Elishaefae7f72017-05-12 02:47:02 +03001931 u8 tx_overflow_buffer_pkt_high[0x20];
1932
1933 u8 tx_overflow_buffer_pkt_low[0x20];
Gal Pressman5405fa22017-06-15 18:29:23 +03001934
1935 u8 outbound_stalled_reads[0x20];
1936
1937 u8 outbound_stalled_writes[0x20];
1938
1939 u8 outbound_stalled_reads_events[0x20];
1940
1941 u8 outbound_stalled_writes_events[0x20];
1942
1943 u8 reserved_at_200[0x5c0];
Gal Pressman8ed1a632016-11-17 13:46:01 +02001944};
1945
Saeed Mahameede2816822015-05-28 22:28:40 +03001946struct mlx5_ifc_cmd_inter_comp_event_bits {
1947 u8 command_completion_vector[0x20];
1948
Matan Barakb4ff3a32016-02-09 14:57:42 +02001949 u8 reserved_at_20[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001950};
1951
1952struct mlx5_ifc_stall_vl_event_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001953 u8 reserved_at_0[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03001954 u8 port_num[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001955 u8 reserved_at_19[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03001956 u8 vl[0x4];
1957
Matan Barakb4ff3a32016-02-09 14:57:42 +02001958 u8 reserved_at_20[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001959};
1960
1961struct mlx5_ifc_db_bf_congestion_event_bits {
1962 u8 event_subtype[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001963 u8 reserved_at_8[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03001964 u8 congestion_level[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001965 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03001966
Matan Barakb4ff3a32016-02-09 14:57:42 +02001967 u8 reserved_at_20[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001968};
1969
1970struct mlx5_ifc_gpio_event_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001971 u8 reserved_at_0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03001972
1973 u8 gpio_event_hi[0x20];
1974
1975 u8 gpio_event_lo[0x20];
1976
Matan Barakb4ff3a32016-02-09 14:57:42 +02001977 u8 reserved_at_a0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03001978};
1979
1980struct mlx5_ifc_port_state_change_event_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001981 u8 reserved_at_0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03001982
1983 u8 port_num[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02001984 u8 reserved_at_44[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03001985
Matan Barakb4ff3a32016-02-09 14:57:42 +02001986 u8 reserved_at_60[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03001987};
1988
1989struct mlx5_ifc_dropped_packet_logged_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001990 u8 reserved_at_0[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03001991};
1992
1993enum {
1994 MLX5_CQ_ERROR_SYNDROME_CQ_OVERRUN = 0x1,
1995 MLX5_CQ_ERROR_SYNDROME_CQ_ACCESS_VIOLATION_ERROR = 0x2,
1996};
1997
1998struct mlx5_ifc_cq_error_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02001999 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002000 u8 cqn[0x18];
2001
Matan Barakb4ff3a32016-02-09 14:57:42 +02002002 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002003
Matan Barakb4ff3a32016-02-09 14:57:42 +02002004 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002005 u8 syndrome[0x8];
2006
Matan Barakb4ff3a32016-02-09 14:57:42 +02002007 u8 reserved_at_60[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03002008};
2009
2010struct mlx5_ifc_rdma_page_fault_event_bits {
2011 u8 bytes_committed[0x20];
2012
2013 u8 r_key[0x20];
2014
Matan Barakb4ff3a32016-02-09 14:57:42 +02002015 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002016 u8 packet_len[0x10];
2017
2018 u8 rdma_op_len[0x20];
2019
2020 u8 rdma_va[0x40];
2021
Matan Barakb4ff3a32016-02-09 14:57:42 +02002022 u8 reserved_at_c0[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03002023 u8 rdma[0x1];
2024 u8 write[0x1];
2025 u8 requestor[0x1];
2026 u8 qp_number[0x18];
2027};
2028
2029struct mlx5_ifc_wqe_associated_page_fault_event_bits {
2030 u8 bytes_committed[0x20];
2031
Matan Barakb4ff3a32016-02-09 14:57:42 +02002032 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002033 u8 wqe_index[0x10];
2034
Matan Barakb4ff3a32016-02-09 14:57:42 +02002035 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002036 u8 len[0x10];
2037
Matan Barakb4ff3a32016-02-09 14:57:42 +02002038 u8 reserved_at_60[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03002039
Matan Barakb4ff3a32016-02-09 14:57:42 +02002040 u8 reserved_at_c0[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03002041 u8 rdma[0x1];
2042 u8 write_read[0x1];
2043 u8 requestor[0x1];
2044 u8 qpn[0x18];
2045};
2046
2047struct mlx5_ifc_qp_events_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002048 u8 reserved_at_0[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002049
2050 u8 type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002051 u8 reserved_at_a8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002052
Matan Barakb4ff3a32016-02-09 14:57:42 +02002053 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002054 u8 qpn_rqn_sqn[0x18];
2055};
2056
2057struct mlx5_ifc_dct_events_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002058 u8 reserved_at_0[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002059
Matan Barakb4ff3a32016-02-09 14:57:42 +02002060 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002061 u8 dct_number[0x18];
2062};
2063
2064struct mlx5_ifc_comp_event_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002065 u8 reserved_at_0[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002066
Matan Barakb4ff3a32016-02-09 14:57:42 +02002067 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002068 u8 cq_number[0x18];
2069};
2070
2071enum {
2072 MLX5_QPC_STATE_RST = 0x0,
2073 MLX5_QPC_STATE_INIT = 0x1,
2074 MLX5_QPC_STATE_RTR = 0x2,
2075 MLX5_QPC_STATE_RTS = 0x3,
2076 MLX5_QPC_STATE_SQER = 0x4,
2077 MLX5_QPC_STATE_ERR = 0x6,
2078 MLX5_QPC_STATE_SQD = 0x7,
2079 MLX5_QPC_STATE_SUSPENDED = 0x9,
2080};
2081
2082enum {
2083 MLX5_QPC_ST_RC = 0x0,
2084 MLX5_QPC_ST_UC = 0x1,
2085 MLX5_QPC_ST_UD = 0x2,
2086 MLX5_QPC_ST_XRC = 0x3,
2087 MLX5_QPC_ST_DCI = 0x5,
2088 MLX5_QPC_ST_QP0 = 0x7,
2089 MLX5_QPC_ST_QP1 = 0x8,
2090 MLX5_QPC_ST_RAW_DATAGRAM = 0x9,
2091 MLX5_QPC_ST_REG_UMR = 0xc,
2092};
2093
2094enum {
2095 MLX5_QPC_PM_STATE_ARMED = 0x0,
2096 MLX5_QPC_PM_STATE_REARM = 0x1,
2097 MLX5_QPC_PM_STATE_RESERVED = 0x2,
2098 MLX5_QPC_PM_STATE_MIGRATED = 0x3,
2099};
2100
2101enum {
Artemy Kovalyov6e446362017-08-15 11:59:02 +03002102 MLX5_QPC_OFFLOAD_TYPE_RNDV = 0x1,
2103};
2104
2105enum {
Saeed Mahameede2816822015-05-28 22:28:40 +03002106 MLX5_QPC_END_PADDING_MODE_SCATTER_AS_IS = 0x0,
2107 MLX5_QPC_END_PADDING_MODE_PAD_TO_CACHE_LINE_ALIGNMENT = 0x1,
2108};
2109
2110enum {
2111 MLX5_QPC_MTU_256_BYTES = 0x1,
2112 MLX5_QPC_MTU_512_BYTES = 0x2,
2113 MLX5_QPC_MTU_1K_BYTES = 0x3,
2114 MLX5_QPC_MTU_2K_BYTES = 0x4,
2115 MLX5_QPC_MTU_4K_BYTES = 0x5,
2116 MLX5_QPC_MTU_RAW_ETHERNET_QP = 0x7,
2117};
2118
2119enum {
2120 MLX5_QPC_ATOMIC_MODE_IB_SPEC = 0x1,
2121 MLX5_QPC_ATOMIC_MODE_ONLY_8B = 0x2,
2122 MLX5_QPC_ATOMIC_MODE_UP_TO_8B = 0x3,
2123 MLX5_QPC_ATOMIC_MODE_UP_TO_16B = 0x4,
2124 MLX5_QPC_ATOMIC_MODE_UP_TO_32B = 0x5,
2125 MLX5_QPC_ATOMIC_MODE_UP_TO_64B = 0x6,
2126 MLX5_QPC_ATOMIC_MODE_UP_TO_128B = 0x7,
2127 MLX5_QPC_ATOMIC_MODE_UP_TO_256B = 0x8,
2128};
2129
2130enum {
2131 MLX5_QPC_CS_REQ_DISABLE = 0x0,
2132 MLX5_QPC_CS_REQ_UP_TO_32B = 0x11,
2133 MLX5_QPC_CS_REQ_UP_TO_64B = 0x22,
2134};
2135
2136enum {
2137 MLX5_QPC_CS_RES_DISABLE = 0x0,
2138 MLX5_QPC_CS_RES_UP_TO_32B = 0x1,
2139 MLX5_QPC_CS_RES_UP_TO_64B = 0x2,
2140};
2141
2142struct mlx5_ifc_qpc_bits {
2143 u8 state[0x4];
Aviv Heller84df61e2016-05-10 13:47:50 +03002144 u8 lag_tx_port_affinity[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002145 u8 st[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002146 u8 reserved_at_10[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002147 u8 pm_state[0x2];
Artemy Kovalyov6e446362017-08-15 11:59:02 +03002148 u8 reserved_at_15[0x3];
2149 u8 offload_type[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002150 u8 end_padding_mode[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002151 u8 reserved_at_1e[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002152
2153 u8 wq_signature[0x1];
2154 u8 block_lb_mc[0x1];
2155 u8 atomic_like_write_en[0x1];
2156 u8 latency_sensitive[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002157 u8 reserved_at_24[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002158 u8 drain_sigerr[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002159 u8 reserved_at_26[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002160 u8 pd[0x18];
2161
2162 u8 mtu[0x3];
2163 u8 log_msg_max[0x5];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002164 u8 reserved_at_48[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002165 u8 log_rq_size[0x4];
2166 u8 log_rq_stride[0x3];
2167 u8 no_sq[0x1];
2168 u8 log_sq_size[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002169 u8 reserved_at_55[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03002170 u8 rlky[0x1];
Erez Shitrit1015c2e2016-02-21 16:27:16 +02002171 u8 ulp_stateless_offload_mode[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002172
2173 u8 counter_set_id[0x8];
2174 u8 uar_page[0x18];
2175
Matan Barakb4ff3a32016-02-09 14:57:42 +02002176 u8 reserved_at_80[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002177 u8 user_index[0x18];
2178
Matan Barakb4ff3a32016-02-09 14:57:42 +02002179 u8 reserved_at_a0[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002180 u8 log_page_size[0x5];
2181 u8 remote_qpn[0x18];
2182
2183 struct mlx5_ifc_ads_bits primary_address_path;
2184
2185 struct mlx5_ifc_ads_bits secondary_address_path;
2186
2187 u8 log_ack_req_freq[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002188 u8 reserved_at_384[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002189 u8 log_sra_max[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002190 u8 reserved_at_38b[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002191 u8 retry_count[0x3];
2192 u8 rnr_retry[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002193 u8 reserved_at_393[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002194 u8 fre[0x1];
2195 u8 cur_rnr_retry[0x3];
2196 u8 cur_retry_count[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002197 u8 reserved_at_39b[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03002198
Matan Barakb4ff3a32016-02-09 14:57:42 +02002199 u8 reserved_at_3a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002200
Matan Barakb4ff3a32016-02-09 14:57:42 +02002201 u8 reserved_at_3c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002202 u8 next_send_psn[0x18];
2203
Matan Barakb4ff3a32016-02-09 14:57:42 +02002204 u8 reserved_at_3e0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002205 u8 cqn_snd[0x18];
2206
Saeed Mahameed09a7d9e2016-07-19 01:17:59 +03002207 u8 reserved_at_400[0x8];
2208 u8 deth_sqpn[0x18];
2209
2210 u8 reserved_at_420[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002211
Matan Barakb4ff3a32016-02-09 14:57:42 +02002212 u8 reserved_at_440[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002213 u8 last_acked_psn[0x18];
2214
Matan Barakb4ff3a32016-02-09 14:57:42 +02002215 u8 reserved_at_460[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002216 u8 ssn[0x18];
2217
Matan Barakb4ff3a32016-02-09 14:57:42 +02002218 u8 reserved_at_480[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002219 u8 log_rra_max[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002220 u8 reserved_at_48b[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002221 u8 atomic_mode[0x4];
2222 u8 rre[0x1];
2223 u8 rwe[0x1];
2224 u8 rae[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002225 u8 reserved_at_493[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002226 u8 page_offset[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002227 u8 reserved_at_49a[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002228 u8 cd_slave_receive[0x1];
2229 u8 cd_slave_send[0x1];
2230 u8 cd_master[0x1];
2231
Matan Barakb4ff3a32016-02-09 14:57:42 +02002232 u8 reserved_at_4a0[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002233 u8 min_rnr_nak[0x5];
2234 u8 next_rcv_psn[0x18];
2235
Matan Barakb4ff3a32016-02-09 14:57:42 +02002236 u8 reserved_at_4c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002237 u8 xrcd[0x18];
2238
Matan Barakb4ff3a32016-02-09 14:57:42 +02002239 u8 reserved_at_4e0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002240 u8 cqn_rcv[0x18];
2241
2242 u8 dbr_addr[0x40];
2243
2244 u8 q_key[0x20];
2245
Matan Barakb4ff3a32016-02-09 14:57:42 +02002246 u8 reserved_at_560[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03002247 u8 rq_type[0x3];
Saeed Mahameed74862162016-06-09 15:11:34 +03002248 u8 srqn_rmpn_xrqn[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002249
Matan Barakb4ff3a32016-02-09 14:57:42 +02002250 u8 reserved_at_580[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002251 u8 rmsn[0x18];
2252
2253 u8 hw_sq_wqebb_counter[0x10];
2254 u8 sw_sq_wqebb_counter[0x10];
2255
2256 u8 hw_rq_counter[0x20];
2257
2258 u8 sw_rq_counter[0x20];
2259
Matan Barakb4ff3a32016-02-09 14:57:42 +02002260 u8 reserved_at_600[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002261
Matan Barakb4ff3a32016-02-09 14:57:42 +02002262 u8 reserved_at_620[0xf];
Saeed Mahameede2816822015-05-28 22:28:40 +03002263 u8 cgs[0x1];
2264 u8 cs_req[0x8];
2265 u8 cs_res[0x8];
2266
2267 u8 dc_access_key[0x40];
2268
Matan Barakb4ff3a32016-02-09 14:57:42 +02002269 u8 reserved_at_680[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002270};
2271
2272struct mlx5_ifc_roce_addr_layout_bits {
2273 u8 source_l3_address[16][0x8];
2274
Matan Barakb4ff3a32016-02-09 14:57:42 +02002275 u8 reserved_at_80[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002276 u8 vlan_valid[0x1];
2277 u8 vlan_id[0xc];
2278 u8 source_mac_47_32[0x10];
2279
2280 u8 source_mac_31_0[0x20];
2281
Matan Barakb4ff3a32016-02-09 14:57:42 +02002282 u8 reserved_at_c0[0x14];
Saeed Mahameede2816822015-05-28 22:28:40 +03002283 u8 roce_l3_type[0x4];
2284 u8 roce_version[0x8];
2285
Matan Barakb4ff3a32016-02-09 14:57:42 +02002286 u8 reserved_at_e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002287};
2288
2289union mlx5_ifc_hca_cap_union_bits {
2290 struct mlx5_ifc_cmd_hca_cap_bits cmd_hca_cap;
2291 struct mlx5_ifc_odp_cap_bits odp_cap;
2292 struct mlx5_ifc_atomic_caps_bits atomic_caps;
2293 struct mlx5_ifc_roce_cap_bits roce_cap;
2294 struct mlx5_ifc_per_protocol_networking_offload_caps_bits per_protocol_networking_offload_caps;
2295 struct mlx5_ifc_flow_table_nic_cap_bits flow_table_nic_cap;
Saeed Mahameed495716b2015-12-01 18:03:19 +02002296 struct mlx5_ifc_flow_table_eswitch_cap_bits flow_table_eswitch_cap;
Saeed Mahameedd6666752015-12-01 18:03:22 +02002297 struct mlx5_ifc_e_switch_cap_bits e_switch_cap;
Sagi Grimberg3f0393a2016-02-23 10:25:23 +02002298 struct mlx5_ifc_vector_calc_cap_bits vector_calc_cap;
Saeed Mahameed74862162016-06-09 15:11:34 +03002299 struct mlx5_ifc_qos_cap_bits qos_cap;
Ilan Tayarie29341f2017-03-13 20:05:45 +02002300 struct mlx5_ifc_fpga_cap_bits fpga_cap;
Matan Barakb4ff3a32016-02-09 14:57:42 +02002301 u8 reserved_at_0[0x8000];
Saeed Mahameede2816822015-05-28 22:28:40 +03002302};
2303
2304enum {
2305 MLX5_FLOW_CONTEXT_ACTION_ALLOW = 0x1,
2306 MLX5_FLOW_CONTEXT_ACTION_DROP = 0x2,
2307 MLX5_FLOW_CONTEXT_ACTION_FWD_DEST = 0x4,
Amir Vadai9dc0b282016-05-13 12:55:39 +00002308 MLX5_FLOW_CONTEXT_ACTION_COUNT = 0x8,
Hadar Hen Zion7adbde22016-08-03 15:08:33 +03002309 MLX5_FLOW_CONTEXT_ACTION_ENCAP = 0x10,
2310 MLX5_FLOW_CONTEXT_ACTION_DECAP = 0x20,
Or Gerlitz2a69cb92017-01-19 19:31:25 +02002311 MLX5_FLOW_CONTEXT_ACTION_MOD_HDR = 0x40,
Saeed Mahameede2816822015-05-28 22:28:40 +03002312};
2313
2314struct mlx5_ifc_flow_context_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002315 u8 reserved_at_0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002316
2317 u8 group_id[0x20];
2318
Matan Barakb4ff3a32016-02-09 14:57:42 +02002319 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002320 u8 flow_tag[0x18];
2321
Matan Barakb4ff3a32016-02-09 14:57:42 +02002322 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002323 u8 action[0x10];
2324
Matan Barakb4ff3a32016-02-09 14:57:42 +02002325 u8 reserved_at_80[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002326 u8 destination_list_size[0x18];
2327
Amir Vadai9dc0b282016-05-13 12:55:39 +00002328 u8 reserved_at_a0[0x8];
2329 u8 flow_counter_list_size[0x18];
2330
Hadar Hen Zion7adbde22016-08-03 15:08:33 +03002331 u8 encap_id[0x20];
2332
Or Gerlitz2a69cb92017-01-19 19:31:25 +02002333 u8 modify_header_id[0x20];
2334
2335 u8 reserved_at_100[0x100];
Saeed Mahameede2816822015-05-28 22:28:40 +03002336
2337 struct mlx5_ifc_fte_match_param_bits match_value;
2338
Matan Barakb4ff3a32016-02-09 14:57:42 +02002339 u8 reserved_at_1200[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03002340
Amir Vadai9dc0b282016-05-13 12:55:39 +00002341 union mlx5_ifc_dest_format_struct_flow_counter_list_auto_bits destination[0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002342};
2343
2344enum {
2345 MLX5_XRC_SRQC_STATE_GOOD = 0x0,
2346 MLX5_XRC_SRQC_STATE_ERROR = 0x1,
2347};
2348
2349struct mlx5_ifc_xrc_srqc_bits {
2350 u8 state[0x4];
2351 u8 log_xrc_srq_size[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002352 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002353
2354 u8 wq_signature[0x1];
2355 u8 cont_srq[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002356 u8 reserved_at_22[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002357 u8 rlky[0x1];
2358 u8 basic_cyclic_rcv_wqe[0x1];
2359 u8 log_rq_stride[0x3];
2360 u8 xrcd[0x18];
2361
2362 u8 page_offset[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002363 u8 reserved_at_46[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002364 u8 cqn[0x18];
2365
Matan Barakb4ff3a32016-02-09 14:57:42 +02002366 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002367
2368 u8 user_index_equal_xrc_srqn[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002369 u8 reserved_at_81[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002370 u8 log_page_size[0x6];
2371 u8 user_index[0x18];
2372
Matan Barakb4ff3a32016-02-09 14:57:42 +02002373 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002374
Matan Barakb4ff3a32016-02-09 14:57:42 +02002375 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002376 u8 pd[0x18];
2377
2378 u8 lwm[0x10];
2379 u8 wqe_cnt[0x10];
2380
Matan Barakb4ff3a32016-02-09 14:57:42 +02002381 u8 reserved_at_100[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002382
2383 u8 db_record_addr_h[0x20];
2384
2385 u8 db_record_addr_l[0x1e];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002386 u8 reserved_at_17e[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002387
Matan Barakb4ff3a32016-02-09 14:57:42 +02002388 u8 reserved_at_180[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03002389};
2390
Moshe Shemesh61c5b5c2018-01-07 16:45:27 +02002391struct mlx5_ifc_vnic_diagnostic_statistics_bits {
2392 u8 counter_error_queues[0x20];
2393
2394 u8 total_error_queues[0x20];
2395
2396 u8 send_queue_priority_update_flow[0x20];
2397
2398 u8 reserved_at_60[0x20];
2399
2400 u8 nic_receive_steering_discard[0x40];
2401
2402 u8 receive_discard_vport_down[0x40];
2403
2404 u8 transmit_discard_vport_down[0x40];
2405
2406 u8 reserved_at_140[0xec0];
2407};
2408
Saeed Mahameede2816822015-05-28 22:28:40 +03002409struct mlx5_ifc_traffic_counter_bits {
2410 u8 packets[0x40];
2411
2412 u8 octets[0x40];
2413};
2414
2415struct mlx5_ifc_tisc_bits {
Aviv Heller84df61e2016-05-10 13:47:50 +03002416 u8 strict_lag_tx_port_affinity[0x1];
2417 u8 reserved_at_1[0x3];
2418 u8 lag_tx_port_affinity[0x04];
2419
2420 u8 reserved_at_8[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002421 u8 prio[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002422 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002423
Matan Barakb4ff3a32016-02-09 14:57:42 +02002424 u8 reserved_at_20[0x100];
Saeed Mahameede2816822015-05-28 22:28:40 +03002425
Matan Barakb4ff3a32016-02-09 14:57:42 +02002426 u8 reserved_at_120[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002427 u8 transport_domain[0x18];
2428
Erez Shitrit500a3d02017-04-13 06:36:51 +03002429 u8 reserved_at_140[0x8];
2430 u8 underlay_qpn[0x18];
2431 u8 reserved_at_160[0x3a0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002432};
2433
2434enum {
2435 MLX5_TIRC_DISP_TYPE_DIRECT = 0x0,
2436 MLX5_TIRC_DISP_TYPE_INDIRECT = 0x1,
2437};
2438
2439enum {
2440 MLX5_TIRC_LRO_ENABLE_MASK_IPV4_LRO = 0x1,
2441 MLX5_TIRC_LRO_ENABLE_MASK_IPV6_LRO = 0x2,
2442};
2443
2444enum {
Saeed Mahameed2be69672015-07-23 23:35:56 +03002445 MLX5_RX_HASH_FN_NONE = 0x0,
2446 MLX5_RX_HASH_FN_INVERTED_XOR8 = 0x1,
2447 MLX5_RX_HASH_FN_TOEPLITZ = 0x2,
Saeed Mahameede2816822015-05-28 22:28:40 +03002448};
2449
2450enum {
2451 MLX5_TIRC_SELF_LB_BLOCK_BLOCK_UNICAST_ = 0x1,
2452 MLX5_TIRC_SELF_LB_BLOCK_BLOCK_MULTICAST_ = 0x2,
2453};
2454
2455struct mlx5_ifc_tirc_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002456 u8 reserved_at_0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002457
2458 u8 disp_type[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002459 u8 reserved_at_24[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03002460
Matan Barakb4ff3a32016-02-09 14:57:42 +02002461 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002462
Matan Barakb4ff3a32016-02-09 14:57:42 +02002463 u8 reserved_at_80[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002464 u8 lro_timeout_period_usecs[0x10];
2465 u8 lro_enable_mask[0x4];
2466 u8 lro_max_ip_payload_size[0x8];
2467
Matan Barakb4ff3a32016-02-09 14:57:42 +02002468 u8 reserved_at_a0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002469
Matan Barakb4ff3a32016-02-09 14:57:42 +02002470 u8 reserved_at_e0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002471 u8 inline_rqn[0x18];
2472
2473 u8 rx_hash_symmetric[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002474 u8 reserved_at_101[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002475 u8 tunneled_offload_en[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002476 u8 reserved_at_103[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03002477 u8 indirect_table[0x18];
2478
2479 u8 rx_hash_fn[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002480 u8 reserved_at_124[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002481 u8 self_lb_block[0x2];
2482 u8 transport_domain[0x18];
2483
2484 u8 rx_hash_toeplitz_key[10][0x20];
2485
2486 struct mlx5_ifc_rx_hash_field_select_bits rx_hash_field_selector_outer;
2487
2488 struct mlx5_ifc_rx_hash_field_select_bits rx_hash_field_selector_inner;
2489
Matan Barakb4ff3a32016-02-09 14:57:42 +02002490 u8 reserved_at_2c0[0x4c0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002491};
2492
2493enum {
2494 MLX5_SRQC_STATE_GOOD = 0x0,
2495 MLX5_SRQC_STATE_ERROR = 0x1,
2496};
2497
2498struct mlx5_ifc_srqc_bits {
2499 u8 state[0x4];
2500 u8 log_srq_size[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002501 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002502
2503 u8 wq_signature[0x1];
2504 u8 cont_srq[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002505 u8 reserved_at_22[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002506 u8 rlky[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002507 u8 reserved_at_24[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002508 u8 log_rq_stride[0x3];
2509 u8 xrcd[0x18];
2510
2511 u8 page_offset[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002512 u8 reserved_at_46[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002513 u8 cqn[0x18];
2514
Matan Barakb4ff3a32016-02-09 14:57:42 +02002515 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002516
Matan Barakb4ff3a32016-02-09 14:57:42 +02002517 u8 reserved_at_80[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002518 u8 log_page_size[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002519 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002520
Matan Barakb4ff3a32016-02-09 14:57:42 +02002521 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002522
Matan Barakb4ff3a32016-02-09 14:57:42 +02002523 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002524 u8 pd[0x18];
2525
2526 u8 lwm[0x10];
2527 u8 wqe_cnt[0x10];
2528
Matan Barakb4ff3a32016-02-09 14:57:42 +02002529 u8 reserved_at_100[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002530
Haggai Abramonvsky01949d02015-06-04 19:30:38 +03002531 u8 dbr_addr[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002532
Matan Barakb4ff3a32016-02-09 14:57:42 +02002533 u8 reserved_at_180[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03002534};
2535
2536enum {
2537 MLX5_SQC_STATE_RST = 0x0,
2538 MLX5_SQC_STATE_RDY = 0x1,
2539 MLX5_SQC_STATE_ERR = 0x3,
2540};
2541
2542struct mlx5_ifc_sqc_bits {
2543 u8 rlky[0x1];
2544 u8 cd_master[0x1];
2545 u8 fre[0x1];
2546 u8 flush_in_error_en[0x1];
Bodong Wang795b6092017-08-17 15:52:34 +03002547 u8 allow_multi_pkt_send_wqe[0x1];
Hadar Hen Zioncff92d72016-07-24 16:12:40 +03002548 u8 min_wqe_inline_mode[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002549 u8 state[0x4];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03002550 u8 reg_umr[0x1];
Ilan Tayari547eede2017-04-18 16:04:28 +03002551 u8 allow_swp[0x1];
Or Gerlitz40817cd2017-06-25 12:38:45 +03002552 u8 hairpin[0x1];
2553 u8 reserved_at_f[0x11];
Saeed Mahameede2816822015-05-28 22:28:40 +03002554
Matan Barakb4ff3a32016-02-09 14:57:42 +02002555 u8 reserved_at_20[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002556 u8 user_index[0x18];
2557
Matan Barakb4ff3a32016-02-09 14:57:42 +02002558 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002559 u8 cqn[0x18];
2560
Or Gerlitz40817cd2017-06-25 12:38:45 +03002561 u8 reserved_at_60[0x8];
2562 u8 hairpin_peer_rq[0x18];
2563
2564 u8 reserved_at_80[0x10];
2565 u8 hairpin_peer_vhca[0x10];
2566
2567 u8 reserved_at_a0[0x50];
Saeed Mahameede2816822015-05-28 22:28:40 +03002568
Saeed Mahameed74862162016-06-09 15:11:34 +03002569 u8 packet_pacing_rate_limit_index[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002570 u8 tis_lst_sz[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002571 u8 reserved_at_110[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002572
Matan Barakb4ff3a32016-02-09 14:57:42 +02002573 u8 reserved_at_120[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002574
Matan Barakb4ff3a32016-02-09 14:57:42 +02002575 u8 reserved_at_160[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002576 u8 tis_num_0[0x18];
2577
2578 struct mlx5_ifc_wq_bits wq;
2579};
2580
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +03002581enum {
2582 SCHEDULING_CONTEXT_ELEMENT_TYPE_TSAR = 0x0,
2583 SCHEDULING_CONTEXT_ELEMENT_TYPE_VPORT = 0x1,
2584 SCHEDULING_CONTEXT_ELEMENT_TYPE_VPORT_TC = 0x2,
2585 SCHEDULING_CONTEXT_ELEMENT_TYPE_PARA_VPORT_TC = 0x3,
2586};
2587
2588struct mlx5_ifc_scheduling_context_bits {
2589 u8 element_type[0x8];
2590 u8 reserved_at_8[0x18];
2591
2592 u8 element_attributes[0x20];
2593
2594 u8 parent_element_id[0x20];
2595
2596 u8 reserved_at_60[0x40];
2597
2598 u8 bw_share[0x20];
2599
2600 u8 max_average_bw[0x20];
2601
2602 u8 reserved_at_e0[0x120];
2603};
2604
Saeed Mahameede2816822015-05-28 22:28:40 +03002605struct mlx5_ifc_rqtc_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002606 u8 reserved_at_0[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002607
Matan Barakb4ff3a32016-02-09 14:57:42 +02002608 u8 reserved_at_a0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002609 u8 rqt_max_size[0x10];
2610
Matan Barakb4ff3a32016-02-09 14:57:42 +02002611 u8 reserved_at_c0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002612 u8 rqt_actual_size[0x10];
2613
Matan Barakb4ff3a32016-02-09 14:57:42 +02002614 u8 reserved_at_e0[0x6a0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002615
2616 struct mlx5_ifc_rq_num_bits rq_num[0];
2617};
2618
2619enum {
2620 MLX5_RQC_MEM_RQ_TYPE_MEMORY_RQ_INLINE = 0x0,
2621 MLX5_RQC_MEM_RQ_TYPE_MEMORY_RQ_RMP = 0x1,
2622};
2623
2624enum {
2625 MLX5_RQC_STATE_RST = 0x0,
2626 MLX5_RQC_STATE_RDY = 0x1,
2627 MLX5_RQC_STATE_ERR = 0x3,
2628};
2629
2630struct mlx5_ifc_rqc_bits {
2631 u8 rlky[0x1];
Maor Gottlieb03404e82017-05-30 10:29:13 +03002632 u8 delay_drop_en[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03002633 u8 scatter_fcs[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002634 u8 vsd[0x1];
2635 u8 mem_rq_type[0x4];
2636 u8 state[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002637 u8 reserved_at_c[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002638 u8 flush_in_error_en[0x1];
Or Gerlitz40817cd2017-06-25 12:38:45 +03002639 u8 hairpin[0x1];
2640 u8 reserved_at_f[0x11];
Saeed Mahameede2816822015-05-28 22:28:40 +03002641
Matan Barakb4ff3a32016-02-09 14:57:42 +02002642 u8 reserved_at_20[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002643 u8 user_index[0x18];
2644
Matan Barakb4ff3a32016-02-09 14:57:42 +02002645 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002646 u8 cqn[0x18];
2647
2648 u8 counter_set_id[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002649 u8 reserved_at_68[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002650
Matan Barakb4ff3a32016-02-09 14:57:42 +02002651 u8 reserved_at_80[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002652 u8 rmpn[0x18];
2653
Or Gerlitz40817cd2017-06-25 12:38:45 +03002654 u8 reserved_at_a0[0x8];
2655 u8 hairpin_peer_sq[0x18];
2656
2657 u8 reserved_at_c0[0x10];
2658 u8 hairpin_peer_vhca[0x10];
2659
2660 u8 reserved_at_e0[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002661
2662 struct mlx5_ifc_wq_bits wq;
2663};
2664
2665enum {
2666 MLX5_RMPC_STATE_RDY = 0x1,
2667 MLX5_RMPC_STATE_ERR = 0x3,
2668};
2669
2670struct mlx5_ifc_rmpc_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002671 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002672 u8 state[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002673 u8 reserved_at_c[0x14];
Saeed Mahameede2816822015-05-28 22:28:40 +03002674
2675 u8 basic_cyclic_rcv_wqe[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002676 u8 reserved_at_21[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03002677
Matan Barakb4ff3a32016-02-09 14:57:42 +02002678 u8 reserved_at_40[0x140];
Saeed Mahameede2816822015-05-28 22:28:40 +03002679
2680 struct mlx5_ifc_wq_bits wq;
2681};
2682
Saeed Mahameede2816822015-05-28 22:28:40 +03002683struct mlx5_ifc_nic_vport_context_bits {
Hadar Hen Zioncff92d72016-07-24 16:12:40 +03002684 u8 reserved_at_0[0x5];
2685 u8 min_wqe_inline_mode[0x3];
Huy Nguyenbded7472017-05-30 09:42:53 +03002686 u8 reserved_at_8[0x15];
2687 u8 disable_mc_local_lb[0x1];
2688 u8 disable_uc_local_lb[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002689 u8 roce_en[0x1];
2690
Saeed Mahameedd82b7312015-12-01 18:03:14 +02002691 u8 arm_change_event[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002692 u8 reserved_at_21[0x1a];
Saeed Mahameedd82b7312015-12-01 18:03:14 +02002693 u8 event_on_mtu[0x1];
2694 u8 event_on_promisc_change[0x1];
2695 u8 event_on_vlan_change[0x1];
2696 u8 event_on_mc_address_change[0x1];
2697 u8 event_on_uc_address_change[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002698
Daniel Jurgens32f69e42018-01-04 17:25:36 +02002699 u8 reserved_at_40[0xc];
2700
2701 u8 affiliation_criteria[0x4];
2702 u8 affiliated_vhca_id[0x10];
2703
2704 u8 reserved_at_60[0xd0];
Saeed Mahameedd82b7312015-12-01 18:03:14 +02002705
2706 u8 mtu[0x10];
2707
Achiad Shochat9efa7522015-12-23 18:47:20 +02002708 u8 system_image_guid[0x40];
2709 u8 port_guid[0x40];
2710 u8 node_guid[0x40];
2711
Matan Barakb4ff3a32016-02-09 14:57:42 +02002712 u8 reserved_at_200[0x140];
Achiad Shochat9efa7522015-12-23 18:47:20 +02002713 u8 qkey_violation_counter[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002714 u8 reserved_at_350[0x430];
Saeed Mahameedd82b7312015-12-01 18:03:14 +02002715
2716 u8 promisc_uc[0x1];
2717 u8 promisc_mc[0x1];
2718 u8 promisc_all[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002719 u8 reserved_at_783[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002720 u8 allowed_list_type[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002721 u8 reserved_at_788[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03002722 u8 allowed_list_size[0xc];
2723
2724 struct mlx5_ifc_mac_address_layout_bits permanent_address;
2725
Matan Barakb4ff3a32016-02-09 14:57:42 +02002726 u8 reserved_at_7e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002727
2728 u8 current_uc_mac_address[0][0x40];
2729};
2730
2731enum {
2732 MLX5_MKC_ACCESS_MODE_PA = 0x0,
2733 MLX5_MKC_ACCESS_MODE_MTT = 0x1,
2734 MLX5_MKC_ACCESS_MODE_KLMS = 0x2,
Artemy Kovalyovbcda1ac2017-01-02 11:37:41 +02002735 MLX5_MKC_ACCESS_MODE_KSM = 0x3,
Saeed Mahameede2816822015-05-28 22:28:40 +03002736};
2737
2738struct mlx5_ifc_mkc_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002739 u8 reserved_at_0[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002740 u8 free[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002741 u8 reserved_at_2[0xd];
Saeed Mahameede2816822015-05-28 22:28:40 +03002742 u8 small_fence_on_rdma_read_response[0x1];
2743 u8 umr_en[0x1];
2744 u8 a[0x1];
2745 u8 rw[0x1];
2746 u8 rr[0x1];
2747 u8 lw[0x1];
2748 u8 lr[0x1];
2749 u8 access_mode[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002750 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002751
2752 u8 qpn[0x18];
2753 u8 mkey_7_0[0x8];
2754
Matan Barakb4ff3a32016-02-09 14:57:42 +02002755 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002756
2757 u8 length64[0x1];
2758 u8 bsf_en[0x1];
2759 u8 sync_umr[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002760 u8 reserved_at_63[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03002761 u8 expected_sigerr_count[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002762 u8 reserved_at_66[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03002763 u8 en_rinval[0x1];
2764 u8 pd[0x18];
2765
2766 u8 start_addr[0x40];
2767
2768 u8 len[0x40];
2769
2770 u8 bsf_octword_size[0x20];
2771
Matan Barakb4ff3a32016-02-09 14:57:42 +02002772 u8 reserved_at_120[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03002773
2774 u8 translations_octword_size[0x20];
2775
Matan Barakb4ff3a32016-02-09 14:57:42 +02002776 u8 reserved_at_1c0[0x1b];
Saeed Mahameede2816822015-05-28 22:28:40 +03002777 u8 log_page_size[0x5];
2778
Matan Barakb4ff3a32016-02-09 14:57:42 +02002779 u8 reserved_at_1e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002780};
2781
2782struct mlx5_ifc_pkey_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002783 u8 reserved_at_0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03002784 u8 pkey[0x10];
2785};
2786
2787struct mlx5_ifc_array128_auto_bits {
2788 u8 array128_auto[16][0x8];
2789};
2790
2791struct mlx5_ifc_hca_vport_context_bits {
2792 u8 field_select[0x20];
2793
Matan Barakb4ff3a32016-02-09 14:57:42 +02002794 u8 reserved_at_20[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002795
2796 u8 sm_virt_aware[0x1];
2797 u8 has_smi[0x1];
2798 u8 has_raw[0x1];
2799 u8 grh_required[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002800 u8 reserved_at_104[0xc];
Majd Dibbiny707c4602015-06-04 19:30:41 +03002801 u8 port_physical_state[0x4];
2802 u8 vport_state_policy[0x4];
2803 u8 port_state[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002804 u8 vport_state[0x4];
2805
Matan Barakb4ff3a32016-02-09 14:57:42 +02002806 u8 reserved_at_120[0x20];
Majd Dibbiny707c4602015-06-04 19:30:41 +03002807
2808 u8 system_image_guid[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002809
2810 u8 port_guid[0x40];
2811
2812 u8 node_guid[0x40];
2813
2814 u8 cap_mask1[0x20];
2815
2816 u8 cap_mask1_field_select[0x20];
2817
2818 u8 cap_mask2[0x20];
2819
2820 u8 cap_mask2_field_select[0x20];
2821
Matan Barakb4ff3a32016-02-09 14:57:42 +02002822 u8 reserved_at_280[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03002823
2824 u8 lid[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002825 u8 reserved_at_310[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002826 u8 init_type_reply[0x4];
2827 u8 lmc[0x3];
2828 u8 subnet_timeout[0x5];
2829
2830 u8 sm_lid[0x10];
2831 u8 sm_sl[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002832 u8 reserved_at_334[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03002833
2834 u8 qkey_violation_counter[0x10];
2835 u8 pkey_violation_counter[0x10];
2836
Matan Barakb4ff3a32016-02-09 14:57:42 +02002837 u8 reserved_at_360[0xca0];
Saeed Mahameede2816822015-05-28 22:28:40 +03002838};
2839
Saeed Mahameedd6666752015-12-01 18:03:22 +02002840struct mlx5_ifc_esw_vport_context_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002841 u8 reserved_at_0[0x3];
Saeed Mahameedd6666752015-12-01 18:03:22 +02002842 u8 vport_svlan_strip[0x1];
2843 u8 vport_cvlan_strip[0x1];
2844 u8 vport_svlan_insert[0x1];
2845 u8 vport_cvlan_insert[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002846 u8 reserved_at_8[0x18];
Saeed Mahameedd6666752015-12-01 18:03:22 +02002847
Matan Barakb4ff3a32016-02-09 14:57:42 +02002848 u8 reserved_at_20[0x20];
Saeed Mahameedd6666752015-12-01 18:03:22 +02002849
2850 u8 svlan_cfi[0x1];
2851 u8 svlan_pcp[0x3];
2852 u8 svlan_id[0xc];
2853 u8 cvlan_cfi[0x1];
2854 u8 cvlan_pcp[0x3];
2855 u8 cvlan_id[0xc];
2856
Matan Barakb4ff3a32016-02-09 14:57:42 +02002857 u8 reserved_at_60[0x7a0];
Saeed Mahameedd6666752015-12-01 18:03:22 +02002858};
2859
Saeed Mahameede2816822015-05-28 22:28:40 +03002860enum {
2861 MLX5_EQC_STATUS_OK = 0x0,
2862 MLX5_EQC_STATUS_EQ_WRITE_FAILURE = 0xa,
2863};
2864
2865enum {
2866 MLX5_EQC_ST_ARMED = 0x9,
2867 MLX5_EQC_ST_FIRED = 0xa,
2868};
2869
2870struct mlx5_ifc_eqc_bits {
2871 u8 status[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002872 u8 reserved_at_4[0x9];
Saeed Mahameede2816822015-05-28 22:28:40 +03002873 u8 ec[0x1];
2874 u8 oi[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002875 u8 reserved_at_f[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03002876 u8 st[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002877 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002878
Matan Barakb4ff3a32016-02-09 14:57:42 +02002879 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002880
Matan Barakb4ff3a32016-02-09 14:57:42 +02002881 u8 reserved_at_40[0x14];
Saeed Mahameede2816822015-05-28 22:28:40 +03002882 u8 page_offset[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002883 u8 reserved_at_5a[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03002884
Matan Barakb4ff3a32016-02-09 14:57:42 +02002885 u8 reserved_at_60[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002886 u8 log_eq_size[0x5];
2887 u8 uar_page[0x18];
2888
Matan Barakb4ff3a32016-02-09 14:57:42 +02002889 u8 reserved_at_80[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03002890
Matan Barakb4ff3a32016-02-09 14:57:42 +02002891 u8 reserved_at_a0[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002892 u8 intr[0x8];
2893
Matan Barakb4ff3a32016-02-09 14:57:42 +02002894 u8 reserved_at_c0[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002895 u8 log_page_size[0x5];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002896 u8 reserved_at_c8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002897
Matan Barakb4ff3a32016-02-09 14:57:42 +02002898 u8 reserved_at_e0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03002899
Matan Barakb4ff3a32016-02-09 14:57:42 +02002900 u8 reserved_at_140[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002901 u8 consumer_counter[0x18];
2902
Matan Barakb4ff3a32016-02-09 14:57:42 +02002903 u8 reserved_at_160[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002904 u8 producer_counter[0x18];
2905
Matan Barakb4ff3a32016-02-09 14:57:42 +02002906 u8 reserved_at_180[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03002907};
2908
2909enum {
2910 MLX5_DCTC_STATE_ACTIVE = 0x0,
2911 MLX5_DCTC_STATE_DRAINING = 0x1,
2912 MLX5_DCTC_STATE_DRAINED = 0x2,
2913};
2914
2915enum {
2916 MLX5_DCTC_CS_RES_DISABLE = 0x0,
2917 MLX5_DCTC_CS_RES_NA = 0x1,
2918 MLX5_DCTC_CS_RES_UP_TO_64B = 0x2,
2919};
2920
2921enum {
2922 MLX5_DCTC_MTU_256_BYTES = 0x1,
2923 MLX5_DCTC_MTU_512_BYTES = 0x2,
2924 MLX5_DCTC_MTU_1K_BYTES = 0x3,
2925 MLX5_DCTC_MTU_2K_BYTES = 0x4,
2926 MLX5_DCTC_MTU_4K_BYTES = 0x5,
2927};
2928
2929struct mlx5_ifc_dctc_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02002930 u8 reserved_at_0[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002931 u8 state[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002932 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002933
Matan Barakb4ff3a32016-02-09 14:57:42 +02002934 u8 reserved_at_20[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002935 u8 user_index[0x18];
2936
Matan Barakb4ff3a32016-02-09 14:57:42 +02002937 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002938 u8 cqn[0x18];
2939
2940 u8 counter_set_id[0x8];
2941 u8 atomic_mode[0x4];
2942 u8 rre[0x1];
2943 u8 rwe[0x1];
2944 u8 rae[0x1];
2945 u8 atomic_like_write_en[0x1];
2946 u8 latency_sensitive[0x1];
2947 u8 rlky[0x1];
2948 u8 free_ar[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002949 u8 reserved_at_73[0xd];
Saeed Mahameede2816822015-05-28 22:28:40 +03002950
Matan Barakb4ff3a32016-02-09 14:57:42 +02002951 u8 reserved_at_80[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002952 u8 cs_res[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002953 u8 reserved_at_90[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03002954 u8 min_rnr_nak[0x5];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002955 u8 reserved_at_98[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002956
Matan Barakb4ff3a32016-02-09 14:57:42 +02002957 u8 reserved_at_a0[0x8];
Saeed Mahameed74862162016-06-09 15:11:34 +03002958 u8 srqn_xrqn[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03002959
Matan Barakb4ff3a32016-02-09 14:57:42 +02002960 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002961 u8 pd[0x18];
2962
2963 u8 tclass[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002964 u8 reserved_at_e8[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03002965 u8 flow_label[0x14];
2966
2967 u8 dc_access_key[0x40];
2968
Matan Barakb4ff3a32016-02-09 14:57:42 +02002969 u8 reserved_at_140[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03002970 u8 mtu[0x3];
2971 u8 port[0x8];
2972 u8 pkey_index[0x10];
2973
Matan Barakb4ff3a32016-02-09 14:57:42 +02002974 u8 reserved_at_160[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002975 u8 my_addr_index[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02002976 u8 reserved_at_170[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03002977 u8 hop_limit[0x8];
2978
2979 u8 dc_access_key_violation_count[0x20];
2980
Matan Barakb4ff3a32016-02-09 14:57:42 +02002981 u8 reserved_at_1a0[0x14];
Saeed Mahameede2816822015-05-28 22:28:40 +03002982 u8 dei_cfi[0x1];
2983 u8 eth_prio[0x3];
2984 u8 ecn[0x2];
2985 u8 dscp[0x6];
2986
Matan Barakb4ff3a32016-02-09 14:57:42 +02002987 u8 reserved_at_1c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03002988};
2989
2990enum {
2991 MLX5_CQC_STATUS_OK = 0x0,
2992 MLX5_CQC_STATUS_CQ_OVERFLOW = 0x9,
2993 MLX5_CQC_STATUS_CQ_WRITE_FAIL = 0xa,
2994};
2995
2996enum {
2997 MLX5_CQC_CQE_SZ_64_BYTES = 0x0,
2998 MLX5_CQC_CQE_SZ_128_BYTES = 0x1,
2999};
3000
3001enum {
3002 MLX5_CQC_ST_SOLICITED_NOTIFICATION_REQUEST_ARMED = 0x6,
3003 MLX5_CQC_ST_NOTIFICATION_REQUEST_ARMED = 0x9,
3004 MLX5_CQC_ST_FIRED = 0xa,
3005};
3006
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03003007enum {
3008 MLX5_CQ_PERIOD_MODE_START_FROM_EQE = 0x0,
3009 MLX5_CQ_PERIOD_MODE_START_FROM_CQE = 0x1,
Saeed Mahameed74862162016-06-09 15:11:34 +03003010 MLX5_CQ_PERIOD_NUM_MODES
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03003011};
3012
Saeed Mahameede2816822015-05-28 22:28:40 +03003013struct mlx5_ifc_cqc_bits {
3014 u8 status[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003015 u8 reserved_at_4[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03003016 u8 cqe_sz[0x3];
3017 u8 cc[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003018 u8 reserved_at_c[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03003019 u8 scqe_break_moderation_en[0x1];
3020 u8 oi[0x1];
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03003021 u8 cq_period_mode[0x2];
3022 u8 cqe_comp_en[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03003023 u8 mini_cqe_res_format[0x2];
3024 u8 st[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003025 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003026
Matan Barakb4ff3a32016-02-09 14:57:42 +02003027 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003028
Matan Barakb4ff3a32016-02-09 14:57:42 +02003029 u8 reserved_at_40[0x14];
Saeed Mahameede2816822015-05-28 22:28:40 +03003030 u8 page_offset[0x6];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003031 u8 reserved_at_5a[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03003032
Matan Barakb4ff3a32016-02-09 14:57:42 +02003033 u8 reserved_at_60[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03003034 u8 log_cq_size[0x5];
3035 u8 uar_page[0x18];
3036
Matan Barakb4ff3a32016-02-09 14:57:42 +02003037 u8 reserved_at_80[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03003038 u8 cq_period[0xc];
3039 u8 cq_max_count[0x10];
3040
Matan Barakb4ff3a32016-02-09 14:57:42 +02003041 u8 reserved_at_a0[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003042 u8 c_eqn[0x8];
3043
Matan Barakb4ff3a32016-02-09 14:57:42 +02003044 u8 reserved_at_c0[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03003045 u8 log_page_size[0x5];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003046 u8 reserved_at_c8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003047
Matan Barakb4ff3a32016-02-09 14:57:42 +02003048 u8 reserved_at_e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003049
Matan Barakb4ff3a32016-02-09 14:57:42 +02003050 u8 reserved_at_100[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003051 u8 last_notified_index[0x18];
3052
Matan Barakb4ff3a32016-02-09 14:57:42 +02003053 u8 reserved_at_120[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003054 u8 last_solicit_index[0x18];
3055
Matan Barakb4ff3a32016-02-09 14:57:42 +02003056 u8 reserved_at_140[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003057 u8 consumer_counter[0x18];
3058
Matan Barakb4ff3a32016-02-09 14:57:42 +02003059 u8 reserved_at_160[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003060 u8 producer_counter[0x18];
3061
Matan Barakb4ff3a32016-02-09 14:57:42 +02003062 u8 reserved_at_180[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003063
3064 u8 dbr_addr[0x40];
3065};
3066
3067union mlx5_ifc_cong_control_roce_ecn_auto_bits {
3068 struct mlx5_ifc_cong_control_802_1qau_rp_bits cong_control_802_1qau_rp;
3069 struct mlx5_ifc_cong_control_r_roce_ecn_rp_bits cong_control_r_roce_ecn_rp;
3070 struct mlx5_ifc_cong_control_r_roce_ecn_np_bits cong_control_r_roce_ecn_np;
Matan Barakb4ff3a32016-02-09 14:57:42 +02003071 u8 reserved_at_0[0x800];
Saeed Mahameede2816822015-05-28 22:28:40 +03003072};
3073
3074struct mlx5_ifc_query_adapter_param_block_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02003075 u8 reserved_at_0[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003076
Matan Barakb4ff3a32016-02-09 14:57:42 +02003077 u8 reserved_at_c0[0x8];
Majd Dibbiny211e6c82015-06-04 19:30:42 +03003078 u8 ieee_vendor_id[0x18];
3079
Matan Barakb4ff3a32016-02-09 14:57:42 +02003080 u8 reserved_at_e0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003081 u8 vsd_vendor_id[0x10];
3082
3083 u8 vsd[208][0x8];
3084
3085 u8 vsd_contd_psid[16][0x8];
3086};
3087
Saeed Mahameed74862162016-06-09 15:11:34 +03003088enum {
3089 MLX5_XRQC_STATE_GOOD = 0x0,
3090 MLX5_XRQC_STATE_ERROR = 0x1,
3091};
3092
3093enum {
3094 MLX5_XRQC_TOPOLOGY_NO_SPECIAL_TOPOLOGY = 0x0,
3095 MLX5_XRQC_TOPOLOGY_TAG_MATCHING = 0x1,
3096};
3097
3098enum {
3099 MLX5_XRQC_OFFLOAD_RNDV = 0x1,
3100};
3101
3102struct mlx5_ifc_tag_matching_topology_context_bits {
3103 u8 log_matching_list_sz[0x4];
3104 u8 reserved_at_4[0xc];
3105 u8 append_next_index[0x10];
3106
3107 u8 sw_phase_cnt[0x10];
3108 u8 hw_phase_cnt[0x10];
3109
3110 u8 reserved_at_40[0x40];
3111};
3112
3113struct mlx5_ifc_xrqc_bits {
3114 u8 state[0x4];
3115 u8 rlkey[0x1];
3116 u8 reserved_at_5[0xf];
3117 u8 topology[0x4];
3118 u8 reserved_at_18[0x4];
3119 u8 offload[0x4];
3120
3121 u8 reserved_at_20[0x8];
3122 u8 user_index[0x18];
3123
3124 u8 reserved_at_40[0x8];
3125 u8 cqn[0x18];
3126
3127 u8 reserved_at_60[0xa0];
3128
3129 struct mlx5_ifc_tag_matching_topology_context_bits tag_matching_topology_context;
3130
Artemy Kovalyov6e446362017-08-15 11:59:02 +03003131 u8 reserved_at_180[0x280];
Saeed Mahameed74862162016-06-09 15:11:34 +03003132
3133 struct mlx5_ifc_wq_bits wq;
3134};
3135
Saeed Mahameede2816822015-05-28 22:28:40 +03003136union mlx5_ifc_modify_field_select_resize_field_select_auto_bits {
3137 struct mlx5_ifc_modify_field_select_bits modify_field_select;
3138 struct mlx5_ifc_resize_field_select_bits resize_field_select;
Matan Barakb4ff3a32016-02-09 14:57:42 +02003139 u8 reserved_at_0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003140};
3141
3142union mlx5_ifc_field_select_802_1_r_roce_auto_bits {
3143 struct mlx5_ifc_field_select_802_1qau_rp_bits field_select_802_1qau_rp;
3144 struct mlx5_ifc_field_select_r_roce_rp_bits field_select_r_roce_rp;
3145 struct mlx5_ifc_field_select_r_roce_np_bits field_select_r_roce_np;
Matan Barakb4ff3a32016-02-09 14:57:42 +02003146 u8 reserved_at_0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003147};
3148
3149union mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits {
3150 struct mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits eth_802_3_cntrs_grp_data_layout;
3151 struct mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits eth_2863_cntrs_grp_data_layout;
3152 struct mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits eth_2819_cntrs_grp_data_layout;
3153 struct mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits eth_3635_cntrs_grp_data_layout;
3154 struct mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits eth_extended_cntrs_grp_data_layout;
3155 struct mlx5_ifc_eth_per_prio_grp_data_layout_bits eth_per_prio_grp_data_layout;
3156 struct mlx5_ifc_eth_per_traffic_grp_data_layout_bits eth_per_traffic_grp_data_layout;
Meny Yossefi1c64bf62016-02-18 18:15:00 +02003157 struct mlx5_ifc_ib_port_cntrs_grp_data_layout_bits ib_port_cntrs_grp_data_layout;
Saeed Mahameede2816822015-05-28 22:28:40 +03003158 struct mlx5_ifc_phys_layer_cntrs_bits phys_layer_cntrs;
Gal Pressmand8dc0502016-09-27 17:04:51 +03003159 struct mlx5_ifc_phys_layer_statistical_cntrs_bits phys_layer_statistical_cntrs;
Matan Barakb4ff3a32016-02-09 14:57:42 +02003160 u8 reserved_at_0[0x7c0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003161};
3162
Gal Pressman8ed1a632016-11-17 13:46:01 +02003163union mlx5_ifc_pcie_cntrs_grp_data_layout_auto_bits {
3164 struct mlx5_ifc_pcie_perf_cntrs_grp_data_layout_bits pcie_perf_cntrs_grp_data_layout;
3165 u8 reserved_at_0[0x7c0];
3166};
3167
Saeed Mahameede2816822015-05-28 22:28:40 +03003168union mlx5_ifc_event_auto_bits {
3169 struct mlx5_ifc_comp_event_bits comp_event;
3170 struct mlx5_ifc_dct_events_bits dct_events;
3171 struct mlx5_ifc_qp_events_bits qp_events;
3172 struct mlx5_ifc_wqe_associated_page_fault_event_bits wqe_associated_page_fault_event;
3173 struct mlx5_ifc_rdma_page_fault_event_bits rdma_page_fault_event;
3174 struct mlx5_ifc_cq_error_bits cq_error;
3175 struct mlx5_ifc_dropped_packet_logged_bits dropped_packet_logged;
3176 struct mlx5_ifc_port_state_change_event_bits port_state_change_event;
3177 struct mlx5_ifc_gpio_event_bits gpio_event;
3178 struct mlx5_ifc_db_bf_congestion_event_bits db_bf_congestion_event;
3179 struct mlx5_ifc_stall_vl_event_bits stall_vl_event;
3180 struct mlx5_ifc_cmd_inter_comp_event_bits cmd_inter_comp_event;
Matan Barakb4ff3a32016-02-09 14:57:42 +02003181 u8 reserved_at_0[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003182};
3183
3184struct mlx5_ifc_health_buffer_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02003185 u8 reserved_at_0[0x100];
Saeed Mahameede2816822015-05-28 22:28:40 +03003186
3187 u8 assert_existptr[0x20];
3188
3189 u8 assert_callra[0x20];
3190
Matan Barakb4ff3a32016-02-09 14:57:42 +02003191 u8 reserved_at_140[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003192
3193 u8 fw_version[0x20];
3194
3195 u8 hw_id[0x20];
3196
Matan Barakb4ff3a32016-02-09 14:57:42 +02003197 u8 reserved_at_1c0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003198
3199 u8 irisc_index[0x8];
3200 u8 synd[0x8];
3201 u8 ext_synd[0x10];
3202};
3203
3204struct mlx5_ifc_register_loopback_control_bits {
3205 u8 no_lb[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003206 u8 reserved_at_1[0x7];
Saeed Mahameede2816822015-05-28 22:28:40 +03003207 u8 port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003208 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003209
Matan Barakb4ff3a32016-02-09 14:57:42 +02003210 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03003211};
3212
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +03003213struct mlx5_ifc_vport_tc_element_bits {
3214 u8 traffic_class[0x4];
3215 u8 reserved_at_4[0xc];
3216 u8 vport_number[0x10];
3217};
3218
3219struct mlx5_ifc_vport_element_bits {
3220 u8 reserved_at_0[0x10];
3221 u8 vport_number[0x10];
3222};
3223
3224enum {
3225 TSAR_ELEMENT_TSAR_TYPE_DWRR = 0x0,
3226 TSAR_ELEMENT_TSAR_TYPE_ROUND_ROBIN = 0x1,
3227 TSAR_ELEMENT_TSAR_TYPE_ETS = 0x2,
3228};
3229
3230struct mlx5_ifc_tsar_element_bits {
3231 u8 reserved_at_0[0x8];
3232 u8 tsar_type[0x8];
3233 u8 reserved_at_10[0x10];
3234};
3235
Majd Dibbiny8812c242017-02-09 14:20:12 +02003236enum {
3237 MLX5_TEARDOWN_HCA_OUT_FORCE_STATE_SUCCESS = 0x0,
3238 MLX5_TEARDOWN_HCA_OUT_FORCE_STATE_FAIL = 0x1,
3239};
3240
Saeed Mahameede2816822015-05-28 22:28:40 +03003241struct mlx5_ifc_teardown_hca_out_bits {
3242 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003243 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003244
3245 u8 syndrome[0x20];
3246
Majd Dibbiny8812c242017-02-09 14:20:12 +02003247 u8 reserved_at_40[0x3f];
3248
3249 u8 force_state[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03003250};
3251
3252enum {
3253 MLX5_TEARDOWN_HCA_IN_PROFILE_GRACEFUL_CLOSE = 0x0,
Majd Dibbiny8812c242017-02-09 14:20:12 +02003254 MLX5_TEARDOWN_HCA_IN_PROFILE_FORCE_CLOSE = 0x1,
Saeed Mahameede2816822015-05-28 22:28:40 +03003255};
3256
3257struct mlx5_ifc_teardown_hca_in_bits {
3258 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003259 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003260
Matan Barakb4ff3a32016-02-09 14:57:42 +02003261 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003262 u8 op_mod[0x10];
3263
Matan Barakb4ff3a32016-02-09 14:57:42 +02003264 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003265 u8 profile[0x10];
3266
Matan Barakb4ff3a32016-02-09 14:57:42 +02003267 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003268};
3269
3270struct mlx5_ifc_sqerr2rts_qp_out_bits {
3271 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003272 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003273
3274 u8 syndrome[0x20];
3275
Matan Barakb4ff3a32016-02-09 14:57:42 +02003276 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003277};
3278
3279struct mlx5_ifc_sqerr2rts_qp_in_bits {
3280 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003281 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003282
Matan Barakb4ff3a32016-02-09 14:57:42 +02003283 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003284 u8 op_mod[0x10];
3285
Matan Barakb4ff3a32016-02-09 14:57:42 +02003286 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003287 u8 qpn[0x18];
3288
Matan Barakb4ff3a32016-02-09 14:57:42 +02003289 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003290
3291 u8 opt_param_mask[0x20];
3292
Matan Barakb4ff3a32016-02-09 14:57:42 +02003293 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003294
3295 struct mlx5_ifc_qpc_bits qpc;
3296
Matan Barakb4ff3a32016-02-09 14:57:42 +02003297 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03003298};
3299
3300struct mlx5_ifc_sqd2rts_qp_out_bits {
3301 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003302 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003303
3304 u8 syndrome[0x20];
3305
Matan Barakb4ff3a32016-02-09 14:57:42 +02003306 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003307};
3308
3309struct mlx5_ifc_sqd2rts_qp_in_bits {
3310 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003311 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003312
Matan Barakb4ff3a32016-02-09 14:57:42 +02003313 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003314 u8 op_mod[0x10];
3315
Matan Barakb4ff3a32016-02-09 14:57:42 +02003316 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003317 u8 qpn[0x18];
3318
Matan Barakb4ff3a32016-02-09 14:57:42 +02003319 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003320
3321 u8 opt_param_mask[0x20];
3322
Matan Barakb4ff3a32016-02-09 14:57:42 +02003323 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003324
3325 struct mlx5_ifc_qpc_bits qpc;
3326
Matan Barakb4ff3a32016-02-09 14:57:42 +02003327 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03003328};
3329
3330struct mlx5_ifc_set_roce_address_out_bits {
3331 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003332 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003333
3334 u8 syndrome[0x20];
3335
Matan Barakb4ff3a32016-02-09 14:57:42 +02003336 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003337};
3338
3339struct mlx5_ifc_set_roce_address_in_bits {
3340 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003341 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003342
Matan Barakb4ff3a32016-02-09 14:57:42 +02003343 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003344 u8 op_mod[0x10];
3345
3346 u8 roce_address_index[0x10];
Daniel Jurgens32f69e42018-01-04 17:25:36 +02003347 u8 reserved_at_50[0xc];
3348 u8 vhca_port_num[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03003349
Matan Barakb4ff3a32016-02-09 14:57:42 +02003350 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003351
3352 struct mlx5_ifc_roce_addr_layout_bits roce_address;
3353};
3354
3355struct mlx5_ifc_set_mad_demux_out_bits {
3356 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003357 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003358
3359 u8 syndrome[0x20];
3360
Matan Barakb4ff3a32016-02-09 14:57:42 +02003361 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003362};
3363
3364enum {
3365 MLX5_SET_MAD_DEMUX_IN_DEMUX_MODE_PASS_ALL = 0x0,
3366 MLX5_SET_MAD_DEMUX_IN_DEMUX_MODE_SELECTIVE = 0x2,
3367};
3368
3369struct mlx5_ifc_set_mad_demux_in_bits {
3370 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003371 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003372
Matan Barakb4ff3a32016-02-09 14:57:42 +02003373 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003374 u8 op_mod[0x10];
3375
Matan Barakb4ff3a32016-02-09 14:57:42 +02003376 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003377
Matan Barakb4ff3a32016-02-09 14:57:42 +02003378 u8 reserved_at_60[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03003379 u8 demux_mode[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003380 u8 reserved_at_68[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003381};
3382
3383struct mlx5_ifc_set_l2_table_entry_out_bits {
3384 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003385 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003386
3387 u8 syndrome[0x20];
3388
Matan Barakb4ff3a32016-02-09 14:57:42 +02003389 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003390};
3391
3392struct mlx5_ifc_set_l2_table_entry_in_bits {
3393 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003394 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003395
Matan Barakb4ff3a32016-02-09 14:57:42 +02003396 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003397 u8 op_mod[0x10];
3398
Matan Barakb4ff3a32016-02-09 14:57:42 +02003399 u8 reserved_at_40[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03003400
Matan Barakb4ff3a32016-02-09 14:57:42 +02003401 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003402 u8 table_index[0x18];
3403
Matan Barakb4ff3a32016-02-09 14:57:42 +02003404 u8 reserved_at_c0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003405
Matan Barakb4ff3a32016-02-09 14:57:42 +02003406 u8 reserved_at_e0[0x13];
Saeed Mahameede2816822015-05-28 22:28:40 +03003407 u8 vlan_valid[0x1];
3408 u8 vlan[0xc];
3409
3410 struct mlx5_ifc_mac_address_layout_bits mac_address;
3411
Matan Barakb4ff3a32016-02-09 14:57:42 +02003412 u8 reserved_at_140[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003413};
3414
3415struct mlx5_ifc_set_issi_out_bits {
3416 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003417 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003418
3419 u8 syndrome[0x20];
3420
Matan Barakb4ff3a32016-02-09 14:57:42 +02003421 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003422};
3423
3424struct mlx5_ifc_set_issi_in_bits {
3425 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003426 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003427
Matan Barakb4ff3a32016-02-09 14:57:42 +02003428 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003429 u8 op_mod[0x10];
3430
Matan Barakb4ff3a32016-02-09 14:57:42 +02003431 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003432 u8 current_issi[0x10];
3433
Matan Barakb4ff3a32016-02-09 14:57:42 +02003434 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003435};
3436
3437struct mlx5_ifc_set_hca_cap_out_bits {
3438 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003439 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003440
3441 u8 syndrome[0x20];
3442
Matan Barakb4ff3a32016-02-09 14:57:42 +02003443 u8 reserved_at_40[0x40];
Eli Cohenb7755162014-10-02 12:19:44 +03003444};
3445
3446struct mlx5_ifc_set_hca_cap_in_bits {
3447 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003448 u8 reserved_at_10[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +03003449
Matan Barakb4ff3a32016-02-09 14:57:42 +02003450 u8 reserved_at_20[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +03003451 u8 op_mod[0x10];
3452
Matan Barakb4ff3a32016-02-09 14:57:42 +02003453 u8 reserved_at_40[0x40];
Eli Cohenb7755162014-10-02 12:19:44 +03003454
Saeed Mahameede2816822015-05-28 22:28:40 +03003455 union mlx5_ifc_hca_cap_union_bits capability;
3456};
3457
Maor Gottlieb26a81452015-12-10 17:12:39 +02003458enum {
3459 MLX5_SET_FTE_MODIFY_ENABLE_MASK_ACTION = 0x0,
3460 MLX5_SET_FTE_MODIFY_ENABLE_MASK_FLOW_TAG = 0x1,
3461 MLX5_SET_FTE_MODIFY_ENABLE_MASK_DESTINATION_LIST = 0x2,
3462 MLX5_SET_FTE_MODIFY_ENABLE_MASK_FLOW_COUNTERS = 0x3
3463};
3464
Saeed Mahameede2816822015-05-28 22:28:40 +03003465struct mlx5_ifc_set_fte_out_bits {
3466 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003467 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003468
3469 u8 syndrome[0x20];
3470
Matan Barakb4ff3a32016-02-09 14:57:42 +02003471 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003472};
3473
3474struct mlx5_ifc_set_fte_in_bits {
3475 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003476 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003477
Matan Barakb4ff3a32016-02-09 14:57:42 +02003478 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003479 u8 op_mod[0x10];
3480
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03003481 u8 other_vport[0x1];
3482 u8 reserved_at_41[0xf];
3483 u8 vport_number[0x10];
3484
3485 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003486
3487 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003488 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003489
Matan Barakb4ff3a32016-02-09 14:57:42 +02003490 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003491 u8 table_id[0x18];
3492
Matan Barakb4ff3a32016-02-09 14:57:42 +02003493 u8 reserved_at_c0[0x18];
Maor Gottlieb26a81452015-12-10 17:12:39 +02003494 u8 modify_enable_mask[0x8];
3495
Matan Barakb4ff3a32016-02-09 14:57:42 +02003496 u8 reserved_at_e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003497
3498 u8 flow_index[0x20];
3499
Matan Barakb4ff3a32016-02-09 14:57:42 +02003500 u8 reserved_at_120[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003501
3502 struct mlx5_ifc_flow_context_bits flow_context;
3503};
3504
3505struct mlx5_ifc_rts2rts_qp_out_bits {
3506 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003507 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003508
3509 u8 syndrome[0x20];
3510
Matan Barakb4ff3a32016-02-09 14:57:42 +02003511 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003512};
3513
3514struct mlx5_ifc_rts2rts_qp_in_bits {
3515 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003516 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003517
Matan Barakb4ff3a32016-02-09 14:57:42 +02003518 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003519 u8 op_mod[0x10];
3520
Matan Barakb4ff3a32016-02-09 14:57:42 +02003521 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003522 u8 qpn[0x18];
3523
Matan Barakb4ff3a32016-02-09 14:57:42 +02003524 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003525
3526 u8 opt_param_mask[0x20];
3527
Matan Barakb4ff3a32016-02-09 14:57:42 +02003528 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003529
3530 struct mlx5_ifc_qpc_bits qpc;
3531
Matan Barakb4ff3a32016-02-09 14:57:42 +02003532 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03003533};
3534
3535struct mlx5_ifc_rtr2rts_qp_out_bits {
3536 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003537 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003538
3539 u8 syndrome[0x20];
3540
Matan Barakb4ff3a32016-02-09 14:57:42 +02003541 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003542};
3543
3544struct mlx5_ifc_rtr2rts_qp_in_bits {
3545 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003546 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003547
Matan Barakb4ff3a32016-02-09 14:57:42 +02003548 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003549 u8 op_mod[0x10];
3550
Matan Barakb4ff3a32016-02-09 14:57:42 +02003551 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003552 u8 qpn[0x18];
3553
Matan Barakb4ff3a32016-02-09 14:57:42 +02003554 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003555
3556 u8 opt_param_mask[0x20];
3557
Matan Barakb4ff3a32016-02-09 14:57:42 +02003558 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003559
3560 struct mlx5_ifc_qpc_bits qpc;
3561
Matan Barakb4ff3a32016-02-09 14:57:42 +02003562 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03003563};
3564
3565struct mlx5_ifc_rst2init_qp_out_bits {
3566 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003567 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003568
3569 u8 syndrome[0x20];
3570
Matan Barakb4ff3a32016-02-09 14:57:42 +02003571 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003572};
3573
3574struct mlx5_ifc_rst2init_qp_in_bits {
3575 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003576 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003577
Matan Barakb4ff3a32016-02-09 14:57:42 +02003578 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003579 u8 op_mod[0x10];
3580
Matan Barakb4ff3a32016-02-09 14:57:42 +02003581 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003582 u8 qpn[0x18];
3583
Matan Barakb4ff3a32016-02-09 14:57:42 +02003584 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003585
3586 u8 opt_param_mask[0x20];
3587
Matan Barakb4ff3a32016-02-09 14:57:42 +02003588 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003589
3590 struct mlx5_ifc_qpc_bits qpc;
3591
Matan Barakb4ff3a32016-02-09 14:57:42 +02003592 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03003593};
3594
Saeed Mahameed74862162016-06-09 15:11:34 +03003595struct mlx5_ifc_query_xrq_out_bits {
3596 u8 status[0x8];
3597 u8 reserved_at_8[0x18];
3598
3599 u8 syndrome[0x20];
3600
3601 u8 reserved_at_40[0x40];
3602
3603 struct mlx5_ifc_xrqc_bits xrq_context;
3604};
3605
3606struct mlx5_ifc_query_xrq_in_bits {
3607 u8 opcode[0x10];
3608 u8 reserved_at_10[0x10];
3609
3610 u8 reserved_at_20[0x10];
3611 u8 op_mod[0x10];
3612
3613 u8 reserved_at_40[0x8];
3614 u8 xrqn[0x18];
3615
3616 u8 reserved_at_60[0x20];
3617};
3618
Saeed Mahameede2816822015-05-28 22:28:40 +03003619struct mlx5_ifc_query_xrc_srq_out_bits {
3620 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003621 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003622
3623 u8 syndrome[0x20];
3624
Matan Barakb4ff3a32016-02-09 14:57:42 +02003625 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003626
3627 struct mlx5_ifc_xrc_srqc_bits xrc_srq_context_entry;
3628
Matan Barakb4ff3a32016-02-09 14:57:42 +02003629 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03003630
3631 u8 pas[0][0x40];
3632};
3633
3634struct mlx5_ifc_query_xrc_srq_in_bits {
3635 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003636 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003637
Matan Barakb4ff3a32016-02-09 14:57:42 +02003638 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003639 u8 op_mod[0x10];
3640
Matan Barakb4ff3a32016-02-09 14:57:42 +02003641 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003642 u8 xrc_srqn[0x18];
3643
Matan Barakb4ff3a32016-02-09 14:57:42 +02003644 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003645};
3646
3647enum {
3648 MLX5_QUERY_VPORT_STATE_OUT_STATE_DOWN = 0x0,
3649 MLX5_QUERY_VPORT_STATE_OUT_STATE_UP = 0x1,
3650};
3651
3652struct mlx5_ifc_query_vport_state_out_bits {
3653 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003654 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003655
3656 u8 syndrome[0x20];
3657
Matan Barakb4ff3a32016-02-09 14:57:42 +02003658 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003659
Matan Barakb4ff3a32016-02-09 14:57:42 +02003660 u8 reserved_at_60[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003661 u8 admin_state[0x4];
3662 u8 state[0x4];
3663};
3664
3665enum {
3666 MLX5_QUERY_VPORT_STATE_IN_OP_MOD_VNIC_VPORT = 0x0,
Saeed Mahameede7546512015-12-01 18:03:13 +02003667 MLX5_QUERY_VPORT_STATE_IN_OP_MOD_ESW_VPORT = 0x1,
Saeed Mahameede2816822015-05-28 22:28:40 +03003668};
3669
3670struct mlx5_ifc_query_vport_state_in_bits {
3671 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003672 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003673
Matan Barakb4ff3a32016-02-09 14:57:42 +02003674 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003675 u8 op_mod[0x10];
3676
3677 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003678 u8 reserved_at_41[0xf];
Saeed Mahameede2816822015-05-28 22:28:40 +03003679 u8 vport_number[0x10];
3680
Matan Barakb4ff3a32016-02-09 14:57:42 +02003681 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003682};
3683
Moshe Shemesh61c5b5c2018-01-07 16:45:27 +02003684struct mlx5_ifc_query_vnic_env_out_bits {
3685 u8 status[0x8];
3686 u8 reserved_at_8[0x18];
3687
3688 u8 syndrome[0x20];
3689
3690 u8 reserved_at_40[0x40];
3691
3692 struct mlx5_ifc_vnic_diagnostic_statistics_bits vport_env;
3693};
3694
3695enum {
3696 MLX5_QUERY_VNIC_ENV_IN_OP_MOD_VPORT_DIAG_STATISTICS = 0x0,
3697};
3698
3699struct mlx5_ifc_query_vnic_env_in_bits {
3700 u8 opcode[0x10];
3701 u8 reserved_at_10[0x10];
3702
3703 u8 reserved_at_20[0x10];
3704 u8 op_mod[0x10];
3705
3706 u8 other_vport[0x1];
3707 u8 reserved_at_41[0xf];
3708 u8 vport_number[0x10];
3709
3710 u8 reserved_at_60[0x20];
3711};
3712
Saeed Mahameede2816822015-05-28 22:28:40 +03003713struct mlx5_ifc_query_vport_counter_out_bits {
3714 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003715 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003716
3717 u8 syndrome[0x20];
3718
Matan Barakb4ff3a32016-02-09 14:57:42 +02003719 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003720
3721 struct mlx5_ifc_traffic_counter_bits received_errors;
3722
3723 struct mlx5_ifc_traffic_counter_bits transmit_errors;
3724
3725 struct mlx5_ifc_traffic_counter_bits received_ib_unicast;
3726
3727 struct mlx5_ifc_traffic_counter_bits transmitted_ib_unicast;
3728
3729 struct mlx5_ifc_traffic_counter_bits received_ib_multicast;
3730
3731 struct mlx5_ifc_traffic_counter_bits transmitted_ib_multicast;
3732
3733 struct mlx5_ifc_traffic_counter_bits received_eth_broadcast;
3734
3735 struct mlx5_ifc_traffic_counter_bits transmitted_eth_broadcast;
3736
3737 struct mlx5_ifc_traffic_counter_bits received_eth_unicast;
3738
3739 struct mlx5_ifc_traffic_counter_bits transmitted_eth_unicast;
3740
3741 struct mlx5_ifc_traffic_counter_bits received_eth_multicast;
3742
3743 struct mlx5_ifc_traffic_counter_bits transmitted_eth_multicast;
3744
Matan Barakb4ff3a32016-02-09 14:57:42 +02003745 u8 reserved_at_680[0xa00];
Saeed Mahameede2816822015-05-28 22:28:40 +03003746};
3747
3748enum {
3749 MLX5_QUERY_VPORT_COUNTER_IN_OP_MOD_VPORT_COUNTERS = 0x0,
3750};
3751
3752struct mlx5_ifc_query_vport_counter_in_bits {
3753 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003754 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003755
Matan Barakb4ff3a32016-02-09 14:57:42 +02003756 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003757 u8 op_mod[0x10];
3758
3759 u8 other_vport[0x1];
Meny Yossefib54ba272016-02-18 18:14:59 +02003760 u8 reserved_at_41[0xb];
3761 u8 port_num[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03003762 u8 vport_number[0x10];
3763
Matan Barakb4ff3a32016-02-09 14:57:42 +02003764 u8 reserved_at_60[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03003765
3766 u8 clear[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003767 u8 reserved_at_c1[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03003768
Matan Barakb4ff3a32016-02-09 14:57:42 +02003769 u8 reserved_at_e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003770};
3771
3772struct mlx5_ifc_query_tis_out_bits {
3773 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003774 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003775
3776 u8 syndrome[0x20];
3777
Matan Barakb4ff3a32016-02-09 14:57:42 +02003778 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003779
3780 struct mlx5_ifc_tisc_bits tis_context;
3781};
3782
3783struct mlx5_ifc_query_tis_in_bits {
3784 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003785 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003786
Matan Barakb4ff3a32016-02-09 14:57:42 +02003787 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003788 u8 op_mod[0x10];
3789
Matan Barakb4ff3a32016-02-09 14:57:42 +02003790 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003791 u8 tisn[0x18];
3792
Matan Barakb4ff3a32016-02-09 14:57:42 +02003793 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003794};
3795
3796struct mlx5_ifc_query_tir_out_bits {
3797 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003798 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003799
3800 u8 syndrome[0x20];
3801
Matan Barakb4ff3a32016-02-09 14:57:42 +02003802 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003803
3804 struct mlx5_ifc_tirc_bits tir_context;
3805};
3806
3807struct mlx5_ifc_query_tir_in_bits {
3808 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003809 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003810
Matan Barakb4ff3a32016-02-09 14:57:42 +02003811 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003812 u8 op_mod[0x10];
3813
Matan Barakb4ff3a32016-02-09 14:57:42 +02003814 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003815 u8 tirn[0x18];
3816
Matan Barakb4ff3a32016-02-09 14:57:42 +02003817 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003818};
3819
3820struct mlx5_ifc_query_srq_out_bits {
3821 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003822 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003823
3824 u8 syndrome[0x20];
3825
Matan Barakb4ff3a32016-02-09 14:57:42 +02003826 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003827
3828 struct mlx5_ifc_srqc_bits srq_context_entry;
3829
Matan Barakb4ff3a32016-02-09 14:57:42 +02003830 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03003831
3832 u8 pas[0][0x40];
3833};
3834
3835struct mlx5_ifc_query_srq_in_bits {
3836 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003837 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003838
Matan Barakb4ff3a32016-02-09 14:57:42 +02003839 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003840 u8 op_mod[0x10];
3841
Matan Barakb4ff3a32016-02-09 14:57:42 +02003842 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003843 u8 srqn[0x18];
3844
Matan Barakb4ff3a32016-02-09 14:57:42 +02003845 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003846};
3847
3848struct mlx5_ifc_query_sq_out_bits {
3849 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003850 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003851
3852 u8 syndrome[0x20];
3853
Matan Barakb4ff3a32016-02-09 14:57:42 +02003854 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003855
3856 struct mlx5_ifc_sqc_bits sq_context;
3857};
3858
3859struct mlx5_ifc_query_sq_in_bits {
3860 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003861 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003862
Matan Barakb4ff3a32016-02-09 14:57:42 +02003863 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003864 u8 op_mod[0x10];
3865
Matan Barakb4ff3a32016-02-09 14:57:42 +02003866 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003867 u8 sqn[0x18];
3868
Matan Barakb4ff3a32016-02-09 14:57:42 +02003869 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003870};
3871
3872struct mlx5_ifc_query_special_contexts_out_bits {
3873 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003874 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003875
3876 u8 syndrome[0x20];
3877
Saeed Mahameedec22eb52016-07-16 06:28:36 +03003878 u8 dump_fill_mkey[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003879
3880 u8 resd_lkey[0x20];
Artemy Kovalyovbcda1ac2017-01-02 11:37:41 +02003881
3882 u8 null_mkey[0x20];
3883
3884 u8 reserved_at_a0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03003885};
3886
3887struct mlx5_ifc_query_special_contexts_in_bits {
3888 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003889 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003890
Matan Barakb4ff3a32016-02-09 14:57:42 +02003891 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003892 u8 op_mod[0x10];
3893
Matan Barakb4ff3a32016-02-09 14:57:42 +02003894 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003895};
3896
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +03003897struct mlx5_ifc_query_scheduling_element_out_bits {
3898 u8 opcode[0x10];
3899 u8 reserved_at_10[0x10];
3900
3901 u8 reserved_at_20[0x10];
3902 u8 op_mod[0x10];
3903
3904 u8 reserved_at_40[0xc0];
3905
3906 struct mlx5_ifc_scheduling_context_bits scheduling_context;
3907
3908 u8 reserved_at_300[0x100];
3909};
3910
3911enum {
3912 SCHEDULING_HIERARCHY_E_SWITCH = 0x2,
3913};
3914
3915struct mlx5_ifc_query_scheduling_element_in_bits {
3916 u8 opcode[0x10];
3917 u8 reserved_at_10[0x10];
3918
3919 u8 reserved_at_20[0x10];
3920 u8 op_mod[0x10];
3921
3922 u8 scheduling_hierarchy[0x8];
3923 u8 reserved_at_48[0x18];
3924
3925 u8 scheduling_element_id[0x20];
3926
3927 u8 reserved_at_80[0x180];
3928};
3929
Saeed Mahameede2816822015-05-28 22:28:40 +03003930struct mlx5_ifc_query_rqt_out_bits {
3931 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003932 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003933
3934 u8 syndrome[0x20];
3935
Matan Barakb4ff3a32016-02-09 14:57:42 +02003936 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003937
3938 struct mlx5_ifc_rqtc_bits rqt_context;
3939};
3940
3941struct mlx5_ifc_query_rqt_in_bits {
3942 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003943 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003944
Matan Barakb4ff3a32016-02-09 14:57:42 +02003945 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003946 u8 op_mod[0x10];
3947
Matan Barakb4ff3a32016-02-09 14:57:42 +02003948 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003949 u8 rqtn[0x18];
3950
Matan Barakb4ff3a32016-02-09 14:57:42 +02003951 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003952};
3953
3954struct mlx5_ifc_query_rq_out_bits {
3955 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003956 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003957
3958 u8 syndrome[0x20];
3959
Matan Barakb4ff3a32016-02-09 14:57:42 +02003960 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03003961
3962 struct mlx5_ifc_rqc_bits rq_context;
3963};
3964
3965struct mlx5_ifc_query_rq_in_bits {
3966 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003967 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003968
Matan Barakb4ff3a32016-02-09 14:57:42 +02003969 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003970 u8 op_mod[0x10];
3971
Matan Barakb4ff3a32016-02-09 14:57:42 +02003972 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03003973 u8 rqn[0x18];
3974
Matan Barakb4ff3a32016-02-09 14:57:42 +02003975 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03003976};
3977
3978struct mlx5_ifc_query_roce_address_out_bits {
3979 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003980 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03003981
3982 u8 syndrome[0x20];
3983
Matan Barakb4ff3a32016-02-09 14:57:42 +02003984 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03003985
3986 struct mlx5_ifc_roce_addr_layout_bits roce_address;
3987};
3988
3989struct mlx5_ifc_query_roce_address_in_bits {
3990 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02003991 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003992
Matan Barakb4ff3a32016-02-09 14:57:42 +02003993 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03003994 u8 op_mod[0x10];
3995
3996 u8 roce_address_index[0x10];
Daniel Jurgens32f69e42018-01-04 17:25:36 +02003997 u8 reserved_at_50[0xc];
3998 u8 vhca_port_num[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03003999
Matan Barakb4ff3a32016-02-09 14:57:42 +02004000 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004001};
4002
4003struct mlx5_ifc_query_rmp_out_bits {
4004 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004005 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004006
4007 u8 syndrome[0x20];
4008
Matan Barakb4ff3a32016-02-09 14:57:42 +02004009 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004010
4011 struct mlx5_ifc_rmpc_bits rmp_context;
4012};
4013
4014struct mlx5_ifc_query_rmp_in_bits {
4015 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004016 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004017
Matan Barakb4ff3a32016-02-09 14:57:42 +02004018 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004019 u8 op_mod[0x10];
4020
Matan Barakb4ff3a32016-02-09 14:57:42 +02004021 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004022 u8 rmpn[0x18];
4023
Matan Barakb4ff3a32016-02-09 14:57:42 +02004024 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004025};
4026
4027struct mlx5_ifc_query_qp_out_bits {
4028 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004029 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004030
4031 u8 syndrome[0x20];
4032
Matan Barakb4ff3a32016-02-09 14:57:42 +02004033 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004034
4035 u8 opt_param_mask[0x20];
4036
Matan Barakb4ff3a32016-02-09 14:57:42 +02004037 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004038
4039 struct mlx5_ifc_qpc_bits qpc;
4040
Matan Barakb4ff3a32016-02-09 14:57:42 +02004041 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03004042
4043 u8 pas[0][0x40];
4044};
4045
4046struct mlx5_ifc_query_qp_in_bits {
4047 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004048 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004049
Matan Barakb4ff3a32016-02-09 14:57:42 +02004050 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004051 u8 op_mod[0x10];
4052
Matan Barakb4ff3a32016-02-09 14:57:42 +02004053 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004054 u8 qpn[0x18];
4055
Matan Barakb4ff3a32016-02-09 14:57:42 +02004056 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004057};
4058
4059struct mlx5_ifc_query_q_counter_out_bits {
4060 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004061 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004062
4063 u8 syndrome[0x20];
4064
Matan Barakb4ff3a32016-02-09 14:57:42 +02004065 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004066
4067 u8 rx_write_requests[0x20];
4068
Matan Barakb4ff3a32016-02-09 14:57:42 +02004069 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004070
4071 u8 rx_read_requests[0x20];
4072
Matan Barakb4ff3a32016-02-09 14:57:42 +02004073 u8 reserved_at_e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004074
4075 u8 rx_atomic_requests[0x20];
4076
Matan Barakb4ff3a32016-02-09 14:57:42 +02004077 u8 reserved_at_120[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004078
4079 u8 rx_dct_connect[0x20];
4080
Matan Barakb4ff3a32016-02-09 14:57:42 +02004081 u8 reserved_at_160[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004082
4083 u8 out_of_buffer[0x20];
4084
Matan Barakb4ff3a32016-02-09 14:57:42 +02004085 u8 reserved_at_1a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004086
4087 u8 out_of_sequence[0x20];
4088
Saeed Mahameed74862162016-06-09 15:11:34 +03004089 u8 reserved_at_1e0[0x20];
4090
4091 u8 duplicate_request[0x20];
4092
4093 u8 reserved_at_220[0x20];
4094
4095 u8 rnr_nak_retry_err[0x20];
4096
4097 u8 reserved_at_260[0x20];
4098
4099 u8 packet_seq_err[0x20];
4100
4101 u8 reserved_at_2a0[0x20];
4102
4103 u8 implied_nak_seq_err[0x20];
4104
4105 u8 reserved_at_2e0[0x20];
4106
4107 u8 local_ack_timeout_err[0x20];
4108
Parav Pandit58dcb602017-06-19 07:19:37 +03004109 u8 reserved_at_320[0xa0];
4110
4111 u8 resp_local_length_error[0x20];
4112
4113 u8 req_local_length_error[0x20];
4114
4115 u8 resp_local_qp_error[0x20];
4116
4117 u8 local_operation_error[0x20];
4118
4119 u8 resp_local_protection[0x20];
4120
4121 u8 req_local_protection[0x20];
4122
4123 u8 resp_cqe_error[0x20];
4124
4125 u8 req_cqe_error[0x20];
4126
4127 u8 req_mw_binding[0x20];
4128
4129 u8 req_bad_response[0x20];
4130
4131 u8 req_remote_invalid_request[0x20];
4132
4133 u8 resp_remote_invalid_request[0x20];
4134
4135 u8 req_remote_access_errors[0x20];
4136
4137 u8 resp_remote_access_errors[0x20];
4138
4139 u8 req_remote_operation_errors[0x20];
4140
4141 u8 req_transport_retries_exceeded[0x20];
4142
4143 u8 cq_overflow[0x20];
4144
4145 u8 resp_cqe_flush_error[0x20];
4146
4147 u8 req_cqe_flush_error[0x20];
4148
4149 u8 reserved_at_620[0x1e0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004150};
4151
4152struct mlx5_ifc_query_q_counter_in_bits {
4153 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004154 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004155
Matan Barakb4ff3a32016-02-09 14:57:42 +02004156 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004157 u8 op_mod[0x10];
4158
Matan Barakb4ff3a32016-02-09 14:57:42 +02004159 u8 reserved_at_40[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03004160
4161 u8 clear[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004162 u8 reserved_at_c1[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03004163
Matan Barakb4ff3a32016-02-09 14:57:42 +02004164 u8 reserved_at_e0[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004165 u8 counter_set_id[0x8];
4166};
4167
4168struct mlx5_ifc_query_pages_out_bits {
4169 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004170 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004171
4172 u8 syndrome[0x20];
4173
Matan Barakb4ff3a32016-02-09 14:57:42 +02004174 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004175 u8 function_id[0x10];
4176
4177 u8 num_pages[0x20];
4178};
4179
4180enum {
4181 MLX5_QUERY_PAGES_IN_OP_MOD_BOOT_PAGES = 0x1,
4182 MLX5_QUERY_PAGES_IN_OP_MOD_INIT_PAGES = 0x2,
4183 MLX5_QUERY_PAGES_IN_OP_MOD_REGULAR_PAGES = 0x3,
4184};
4185
4186struct mlx5_ifc_query_pages_in_bits {
4187 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004188 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004189
Matan Barakb4ff3a32016-02-09 14:57:42 +02004190 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004191 u8 op_mod[0x10];
4192
Matan Barakb4ff3a32016-02-09 14:57:42 +02004193 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004194 u8 function_id[0x10];
4195
Matan Barakb4ff3a32016-02-09 14:57:42 +02004196 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004197};
4198
4199struct mlx5_ifc_query_nic_vport_context_out_bits {
4200 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004201 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004202
4203 u8 syndrome[0x20];
4204
Matan Barakb4ff3a32016-02-09 14:57:42 +02004205 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004206
4207 struct mlx5_ifc_nic_vport_context_bits nic_vport_context;
4208};
4209
4210struct mlx5_ifc_query_nic_vport_context_in_bits {
4211 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004212 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004213
Matan Barakb4ff3a32016-02-09 14:57:42 +02004214 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004215 u8 op_mod[0x10];
4216
4217 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004218 u8 reserved_at_41[0xf];
Saeed Mahameede2816822015-05-28 22:28:40 +03004219 u8 vport_number[0x10];
4220
Matan Barakb4ff3a32016-02-09 14:57:42 +02004221 u8 reserved_at_60[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03004222 u8 allowed_list_type[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004223 u8 reserved_at_68[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004224};
4225
4226struct mlx5_ifc_query_mkey_out_bits {
4227 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004228 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004229
4230 u8 syndrome[0x20];
4231
Matan Barakb4ff3a32016-02-09 14:57:42 +02004232 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004233
4234 struct mlx5_ifc_mkc_bits memory_key_mkey_entry;
4235
Matan Barakb4ff3a32016-02-09 14:57:42 +02004236 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03004237
4238 u8 bsf0_klm0_pas_mtt0_1[16][0x8];
4239
4240 u8 bsf1_klm1_pas_mtt2_3[16][0x8];
4241};
4242
4243struct mlx5_ifc_query_mkey_in_bits {
4244 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004245 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004246
Matan Barakb4ff3a32016-02-09 14:57:42 +02004247 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004248 u8 op_mod[0x10];
4249
Matan Barakb4ff3a32016-02-09 14:57:42 +02004250 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004251 u8 mkey_index[0x18];
4252
4253 u8 pg_access[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004254 u8 reserved_at_61[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03004255};
4256
4257struct mlx5_ifc_query_mad_demux_out_bits {
4258 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004259 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004260
4261 u8 syndrome[0x20];
4262
Matan Barakb4ff3a32016-02-09 14:57:42 +02004263 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004264
4265 u8 mad_dumux_parameters_block[0x20];
4266};
4267
4268struct mlx5_ifc_query_mad_demux_in_bits {
4269 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004270 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004271
Matan Barakb4ff3a32016-02-09 14:57:42 +02004272 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004273 u8 op_mod[0x10];
4274
Matan Barakb4ff3a32016-02-09 14:57:42 +02004275 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004276};
4277
4278struct mlx5_ifc_query_l2_table_entry_out_bits {
4279 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004280 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004281
4282 u8 syndrome[0x20];
4283
Matan Barakb4ff3a32016-02-09 14:57:42 +02004284 u8 reserved_at_40[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004285
Matan Barakb4ff3a32016-02-09 14:57:42 +02004286 u8 reserved_at_e0[0x13];
Saeed Mahameede2816822015-05-28 22:28:40 +03004287 u8 vlan_valid[0x1];
4288 u8 vlan[0xc];
4289
4290 struct mlx5_ifc_mac_address_layout_bits mac_address;
4291
Matan Barakb4ff3a32016-02-09 14:57:42 +02004292 u8 reserved_at_140[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004293};
4294
4295struct mlx5_ifc_query_l2_table_entry_in_bits {
4296 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004297 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004298
Matan Barakb4ff3a32016-02-09 14:57:42 +02004299 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004300 u8 op_mod[0x10];
4301
Matan Barakb4ff3a32016-02-09 14:57:42 +02004302 u8 reserved_at_40[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03004303
Matan Barakb4ff3a32016-02-09 14:57:42 +02004304 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004305 u8 table_index[0x18];
4306
Matan Barakb4ff3a32016-02-09 14:57:42 +02004307 u8 reserved_at_c0[0x140];
Saeed Mahameede2816822015-05-28 22:28:40 +03004308};
4309
4310struct mlx5_ifc_query_issi_out_bits {
4311 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004312 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004313
4314 u8 syndrome[0x20];
4315
Matan Barakb4ff3a32016-02-09 14:57:42 +02004316 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004317 u8 current_issi[0x10];
4318
Matan Barakb4ff3a32016-02-09 14:57:42 +02004319 u8 reserved_at_60[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004320
Matan Barakb4ff3a32016-02-09 14:57:42 +02004321 u8 reserved_at_100[76][0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004322 u8 supported_issi_dw0[0x20];
4323};
4324
4325struct mlx5_ifc_query_issi_in_bits {
4326 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004327 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004328
Matan Barakb4ff3a32016-02-09 14:57:42 +02004329 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004330 u8 op_mod[0x10];
4331
Matan Barakb4ff3a32016-02-09 14:57:42 +02004332 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004333};
4334
Saeed Mahameed0dbc6fe2016-11-17 13:45:59 +02004335struct mlx5_ifc_set_driver_version_out_bits {
4336 u8 status[0x8];
4337 u8 reserved_0[0x18];
4338
4339 u8 syndrome[0x20];
4340 u8 reserved_1[0x40];
4341};
4342
4343struct mlx5_ifc_set_driver_version_in_bits {
4344 u8 opcode[0x10];
4345 u8 reserved_0[0x10];
4346
4347 u8 reserved_1[0x10];
4348 u8 op_mod[0x10];
4349
4350 u8 reserved_2[0x40];
4351 u8 driver_version[64][0x8];
4352};
4353
Saeed Mahameede2816822015-05-28 22:28:40 +03004354struct mlx5_ifc_query_hca_vport_pkey_out_bits {
4355 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004356 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004357
4358 u8 syndrome[0x20];
4359
Matan Barakb4ff3a32016-02-09 14:57:42 +02004360 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004361
4362 struct mlx5_ifc_pkey_bits pkey[0];
4363};
4364
4365struct mlx5_ifc_query_hca_vport_pkey_in_bits {
4366 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004367 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004368
Matan Barakb4ff3a32016-02-09 14:57:42 +02004369 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004370 u8 op_mod[0x10];
4371
4372 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004373 u8 reserved_at_41[0xb];
Majd Dibbiny707c4602015-06-04 19:30:41 +03004374 u8 port_num[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03004375 u8 vport_number[0x10];
4376
Matan Barakb4ff3a32016-02-09 14:57:42 +02004377 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004378 u8 pkey_index[0x10];
4379};
4380
Eli Coheneff901d2016-03-11 22:58:42 +02004381enum {
4382 MLX5_HCA_VPORT_SEL_PORT_GUID = 1 << 0,
4383 MLX5_HCA_VPORT_SEL_NODE_GUID = 1 << 1,
4384 MLX5_HCA_VPORT_SEL_STATE_POLICY = 1 << 2,
4385};
4386
Saeed Mahameede2816822015-05-28 22:28:40 +03004387struct mlx5_ifc_query_hca_vport_gid_out_bits {
4388 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004389 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004390
4391 u8 syndrome[0x20];
4392
Matan Barakb4ff3a32016-02-09 14:57:42 +02004393 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004394
4395 u8 gids_num[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004396 u8 reserved_at_70[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004397
4398 struct mlx5_ifc_array128_auto_bits gid[0];
4399};
4400
4401struct mlx5_ifc_query_hca_vport_gid_in_bits {
4402 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004403 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004404
Matan Barakb4ff3a32016-02-09 14:57:42 +02004405 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004406 u8 op_mod[0x10];
4407
4408 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004409 u8 reserved_at_41[0xb];
Majd Dibbiny707c4602015-06-04 19:30:41 +03004410 u8 port_num[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03004411 u8 vport_number[0x10];
4412
Matan Barakb4ff3a32016-02-09 14:57:42 +02004413 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004414 u8 gid_index[0x10];
4415};
4416
4417struct mlx5_ifc_query_hca_vport_context_out_bits {
4418 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004419 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004420
4421 u8 syndrome[0x20];
4422
Matan Barakb4ff3a32016-02-09 14:57:42 +02004423 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004424
4425 struct mlx5_ifc_hca_vport_context_bits hca_vport_context;
4426};
4427
4428struct mlx5_ifc_query_hca_vport_context_in_bits {
4429 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004430 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004431
Matan Barakb4ff3a32016-02-09 14:57:42 +02004432 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004433 u8 op_mod[0x10];
4434
4435 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004436 u8 reserved_at_41[0xb];
Majd Dibbiny707c4602015-06-04 19:30:41 +03004437 u8 port_num[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03004438 u8 vport_number[0x10];
4439
Matan Barakb4ff3a32016-02-09 14:57:42 +02004440 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004441};
4442
4443struct mlx5_ifc_query_hca_cap_out_bits {
4444 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004445 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004446
4447 u8 syndrome[0x20];
4448
Matan Barakb4ff3a32016-02-09 14:57:42 +02004449 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004450
4451 union mlx5_ifc_hca_cap_union_bits capability;
Eli Cohenb7755162014-10-02 12:19:44 +03004452};
4453
4454struct mlx5_ifc_query_hca_cap_in_bits {
4455 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004456 u8 reserved_at_10[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +03004457
Matan Barakb4ff3a32016-02-09 14:57:42 +02004458 u8 reserved_at_20[0x10];
Eli Cohenb7755162014-10-02 12:19:44 +03004459 u8 op_mod[0x10];
4460
Matan Barakb4ff3a32016-02-09 14:57:42 +02004461 u8 reserved_at_40[0x40];
Eli Cohenb7755162014-10-02 12:19:44 +03004462};
4463
Saeed Mahameede2816822015-05-28 22:28:40 +03004464struct mlx5_ifc_query_flow_table_out_bits {
Eli Cohenb7755162014-10-02 12:19:44 +03004465 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004466 u8 reserved_at_8[0x18];
Eli Cohenb7755162014-10-02 12:19:44 +03004467
4468 u8 syndrome[0x20];
4469
Matan Barakb4ff3a32016-02-09 14:57:42 +02004470 u8 reserved_at_40[0x80];
Eli Cohenb7755162014-10-02 12:19:44 +03004471
Matan Barakb4ff3a32016-02-09 14:57:42 +02004472 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004473 u8 level[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004474 u8 reserved_at_d0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004475 u8 log_size[0x8];
4476
Matan Barakb4ff3a32016-02-09 14:57:42 +02004477 u8 reserved_at_e0[0x120];
Eli Cohenb7755162014-10-02 12:19:44 +03004478};
4479
Saeed Mahameede2816822015-05-28 22:28:40 +03004480struct mlx5_ifc_query_flow_table_in_bits {
4481 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004482 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004483
Matan Barakb4ff3a32016-02-09 14:57:42 +02004484 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004485 u8 op_mod[0x10];
4486
Matan Barakb4ff3a32016-02-09 14:57:42 +02004487 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004488
4489 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004490 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004491
Matan Barakb4ff3a32016-02-09 14:57:42 +02004492 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004493 u8 table_id[0x18];
4494
Matan Barakb4ff3a32016-02-09 14:57:42 +02004495 u8 reserved_at_c0[0x140];
Saeed Mahameede2816822015-05-28 22:28:40 +03004496};
4497
4498struct mlx5_ifc_query_fte_out_bits {
4499 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004500 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004501
4502 u8 syndrome[0x20];
4503
Matan Barakb4ff3a32016-02-09 14:57:42 +02004504 u8 reserved_at_40[0x1c0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004505
4506 struct mlx5_ifc_flow_context_bits flow_context;
4507};
4508
4509struct mlx5_ifc_query_fte_in_bits {
4510 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004511 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004512
Matan Barakb4ff3a32016-02-09 14:57:42 +02004513 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004514 u8 op_mod[0x10];
4515
Matan Barakb4ff3a32016-02-09 14:57:42 +02004516 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004517
4518 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004519 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004520
Matan Barakb4ff3a32016-02-09 14:57:42 +02004521 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004522 u8 table_id[0x18];
4523
Matan Barakb4ff3a32016-02-09 14:57:42 +02004524 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004525
4526 u8 flow_index[0x20];
4527
Matan Barakb4ff3a32016-02-09 14:57:42 +02004528 u8 reserved_at_120[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004529};
4530
4531enum {
4532 MLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_OUTER_HEADERS = 0x0,
4533 MLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS = 0x1,
4534 MLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_INNER_HEADERS = 0x2,
4535};
4536
4537struct mlx5_ifc_query_flow_group_out_bits {
4538 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004539 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004540
4541 u8 syndrome[0x20];
4542
Matan Barakb4ff3a32016-02-09 14:57:42 +02004543 u8 reserved_at_40[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004544
4545 u8 start_flow_index[0x20];
4546
Matan Barakb4ff3a32016-02-09 14:57:42 +02004547 u8 reserved_at_100[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004548
4549 u8 end_flow_index[0x20];
4550
Matan Barakb4ff3a32016-02-09 14:57:42 +02004551 u8 reserved_at_140[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03004552
Matan Barakb4ff3a32016-02-09 14:57:42 +02004553 u8 reserved_at_1e0[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004554 u8 match_criteria_enable[0x8];
4555
4556 struct mlx5_ifc_fte_match_param_bits match_criteria;
4557
Matan Barakb4ff3a32016-02-09 14:57:42 +02004558 u8 reserved_at_1200[0xe00];
Saeed Mahameede2816822015-05-28 22:28:40 +03004559};
4560
4561struct mlx5_ifc_query_flow_group_in_bits {
4562 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004563 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004564
Matan Barakb4ff3a32016-02-09 14:57:42 +02004565 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004566 u8 op_mod[0x10];
4567
Matan Barakb4ff3a32016-02-09 14:57:42 +02004568 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004569
4570 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004571 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004572
Matan Barakb4ff3a32016-02-09 14:57:42 +02004573 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004574 u8 table_id[0x18];
4575
4576 u8 group_id[0x20];
4577
Matan Barakb4ff3a32016-02-09 14:57:42 +02004578 u8 reserved_at_e0[0x120];
Saeed Mahameede2816822015-05-28 22:28:40 +03004579};
4580
Amir Vadai9dc0b282016-05-13 12:55:39 +00004581struct mlx5_ifc_query_flow_counter_out_bits {
4582 u8 status[0x8];
4583 u8 reserved_at_8[0x18];
4584
4585 u8 syndrome[0x20];
4586
4587 u8 reserved_at_40[0x40];
4588
4589 struct mlx5_ifc_traffic_counter_bits flow_statistics[0];
4590};
4591
4592struct mlx5_ifc_query_flow_counter_in_bits {
4593 u8 opcode[0x10];
4594 u8 reserved_at_10[0x10];
4595
4596 u8 reserved_at_20[0x10];
4597 u8 op_mod[0x10];
4598
4599 u8 reserved_at_40[0x80];
4600
4601 u8 clear[0x1];
4602 u8 reserved_at_c1[0xf];
4603 u8 num_of_counters[0x10];
4604
Rabie Louloua8ffcc72017-07-09 13:39:30 +03004605 u8 flow_counter_id[0x20];
Amir Vadai9dc0b282016-05-13 12:55:39 +00004606};
4607
Saeed Mahameedd6666752015-12-01 18:03:22 +02004608struct mlx5_ifc_query_esw_vport_context_out_bits {
4609 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004610 u8 reserved_at_8[0x18];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004611
4612 u8 syndrome[0x20];
4613
Matan Barakb4ff3a32016-02-09 14:57:42 +02004614 u8 reserved_at_40[0x40];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004615
4616 struct mlx5_ifc_esw_vport_context_bits esw_vport_context;
4617};
4618
4619struct mlx5_ifc_query_esw_vport_context_in_bits {
4620 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004621 u8 reserved_at_10[0x10];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004622
Matan Barakb4ff3a32016-02-09 14:57:42 +02004623 u8 reserved_at_20[0x10];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004624 u8 op_mod[0x10];
4625
4626 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004627 u8 reserved_at_41[0xf];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004628 u8 vport_number[0x10];
4629
Matan Barakb4ff3a32016-02-09 14:57:42 +02004630 u8 reserved_at_60[0x20];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004631};
4632
4633struct mlx5_ifc_modify_esw_vport_context_out_bits {
4634 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004635 u8 reserved_at_8[0x18];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004636
4637 u8 syndrome[0x20];
4638
Matan Barakb4ff3a32016-02-09 14:57:42 +02004639 u8 reserved_at_40[0x40];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004640};
4641
4642struct mlx5_ifc_esw_vport_context_fields_select_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02004643 u8 reserved_at_0[0x1c];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004644 u8 vport_cvlan_insert[0x1];
4645 u8 vport_svlan_insert[0x1];
4646 u8 vport_cvlan_strip[0x1];
4647 u8 vport_svlan_strip[0x1];
4648};
4649
4650struct mlx5_ifc_modify_esw_vport_context_in_bits {
4651 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004652 u8 reserved_at_10[0x10];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004653
Matan Barakb4ff3a32016-02-09 14:57:42 +02004654 u8 reserved_at_20[0x10];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004655 u8 op_mod[0x10];
4656
4657 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004658 u8 reserved_at_41[0xf];
Saeed Mahameedd6666752015-12-01 18:03:22 +02004659 u8 vport_number[0x10];
4660
4661 struct mlx5_ifc_esw_vport_context_fields_select_bits field_select;
4662
4663 struct mlx5_ifc_esw_vport_context_bits esw_vport_context;
4664};
4665
Saeed Mahameede2816822015-05-28 22:28:40 +03004666struct mlx5_ifc_query_eq_out_bits {
Eli Cohenb7755162014-10-02 12:19:44 +03004667 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004668 u8 reserved_at_8[0x18];
Eli Cohenb7755162014-10-02 12:19:44 +03004669
4670 u8 syndrome[0x20];
4671
Matan Barakb4ff3a32016-02-09 14:57:42 +02004672 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004673
4674 struct mlx5_ifc_eqc_bits eq_context_entry;
4675
Matan Barakb4ff3a32016-02-09 14:57:42 +02004676 u8 reserved_at_280[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004677
4678 u8 event_bitmask[0x40];
4679
Matan Barakb4ff3a32016-02-09 14:57:42 +02004680 u8 reserved_at_300[0x580];
Saeed Mahameede2816822015-05-28 22:28:40 +03004681
4682 u8 pas[0][0x40];
4683};
4684
4685struct mlx5_ifc_query_eq_in_bits {
4686 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004687 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004688
Matan Barakb4ff3a32016-02-09 14:57:42 +02004689 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004690 u8 op_mod[0x10];
4691
Matan Barakb4ff3a32016-02-09 14:57:42 +02004692 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004693 u8 eq_number[0x8];
4694
Matan Barakb4ff3a32016-02-09 14:57:42 +02004695 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004696};
4697
Hadar Hen Zion7adbde22016-08-03 15:08:33 +03004698struct mlx5_ifc_encap_header_in_bits {
4699 u8 reserved_at_0[0x5];
4700 u8 header_type[0x3];
4701 u8 reserved_at_8[0xe];
4702 u8 encap_header_size[0xa];
4703
4704 u8 reserved_at_20[0x10];
4705 u8 encap_header[2][0x8];
4706
4707 u8 more_encap_header[0][0x8];
4708};
4709
4710struct mlx5_ifc_query_encap_header_out_bits {
4711 u8 status[0x8];
4712 u8 reserved_at_8[0x18];
4713
4714 u8 syndrome[0x20];
4715
4716 u8 reserved_at_40[0xa0];
4717
4718 struct mlx5_ifc_encap_header_in_bits encap_header[0];
4719};
4720
4721struct mlx5_ifc_query_encap_header_in_bits {
4722 u8 opcode[0x10];
4723 u8 reserved_at_10[0x10];
4724
4725 u8 reserved_at_20[0x10];
4726 u8 op_mod[0x10];
4727
4728 u8 encap_id[0x20];
4729
4730 u8 reserved_at_60[0xa0];
4731};
4732
4733struct mlx5_ifc_alloc_encap_header_out_bits {
4734 u8 status[0x8];
4735 u8 reserved_at_8[0x18];
4736
4737 u8 syndrome[0x20];
4738
4739 u8 encap_id[0x20];
4740
4741 u8 reserved_at_60[0x20];
4742};
4743
4744struct mlx5_ifc_alloc_encap_header_in_bits {
4745 u8 opcode[0x10];
4746 u8 reserved_at_10[0x10];
4747
4748 u8 reserved_at_20[0x10];
4749 u8 op_mod[0x10];
4750
4751 u8 reserved_at_40[0xa0];
4752
4753 struct mlx5_ifc_encap_header_in_bits encap_header;
4754};
4755
4756struct mlx5_ifc_dealloc_encap_header_out_bits {
4757 u8 status[0x8];
4758 u8 reserved_at_8[0x18];
4759
4760 u8 syndrome[0x20];
4761
4762 u8 reserved_at_40[0x40];
4763};
4764
4765struct mlx5_ifc_dealloc_encap_header_in_bits {
4766 u8 opcode[0x10];
4767 u8 reserved_at_10[0x10];
4768
4769 u8 reserved_20[0x10];
4770 u8 op_mod[0x10];
4771
4772 u8 encap_id[0x20];
4773
4774 u8 reserved_60[0x20];
4775};
4776
Or Gerlitz2a69cb92017-01-19 19:31:25 +02004777struct mlx5_ifc_set_action_in_bits {
4778 u8 action_type[0x4];
4779 u8 field[0xc];
4780 u8 reserved_at_10[0x3];
4781 u8 offset[0x5];
4782 u8 reserved_at_18[0x3];
4783 u8 length[0x5];
4784
4785 u8 data[0x20];
4786};
4787
4788struct mlx5_ifc_add_action_in_bits {
4789 u8 action_type[0x4];
4790 u8 field[0xc];
4791 u8 reserved_at_10[0x10];
4792
4793 u8 data[0x20];
4794};
4795
4796union mlx5_ifc_set_action_in_add_action_in_auto_bits {
4797 struct mlx5_ifc_set_action_in_bits set_action_in;
4798 struct mlx5_ifc_add_action_in_bits add_action_in;
4799 u8 reserved_at_0[0x40];
4800};
4801
4802enum {
4803 MLX5_ACTION_TYPE_SET = 0x1,
4804 MLX5_ACTION_TYPE_ADD = 0x2,
4805};
4806
4807enum {
4808 MLX5_ACTION_IN_FIELD_OUT_SMAC_47_16 = 0x1,
4809 MLX5_ACTION_IN_FIELD_OUT_SMAC_15_0 = 0x2,
4810 MLX5_ACTION_IN_FIELD_OUT_ETHERTYPE = 0x3,
4811 MLX5_ACTION_IN_FIELD_OUT_DMAC_47_16 = 0x4,
4812 MLX5_ACTION_IN_FIELD_OUT_DMAC_15_0 = 0x5,
4813 MLX5_ACTION_IN_FIELD_OUT_IP_DSCP = 0x6,
4814 MLX5_ACTION_IN_FIELD_OUT_TCP_FLAGS = 0x7,
4815 MLX5_ACTION_IN_FIELD_OUT_TCP_SPORT = 0x8,
4816 MLX5_ACTION_IN_FIELD_OUT_TCP_DPORT = 0x9,
4817 MLX5_ACTION_IN_FIELD_OUT_IP_TTL = 0xa,
4818 MLX5_ACTION_IN_FIELD_OUT_UDP_SPORT = 0xb,
4819 MLX5_ACTION_IN_FIELD_OUT_UDP_DPORT = 0xc,
4820 MLX5_ACTION_IN_FIELD_OUT_SIPV6_127_96 = 0xd,
4821 MLX5_ACTION_IN_FIELD_OUT_SIPV6_95_64 = 0xe,
4822 MLX5_ACTION_IN_FIELD_OUT_SIPV6_63_32 = 0xf,
4823 MLX5_ACTION_IN_FIELD_OUT_SIPV6_31_0 = 0x10,
4824 MLX5_ACTION_IN_FIELD_OUT_DIPV6_127_96 = 0x11,
4825 MLX5_ACTION_IN_FIELD_OUT_DIPV6_95_64 = 0x12,
4826 MLX5_ACTION_IN_FIELD_OUT_DIPV6_63_32 = 0x13,
4827 MLX5_ACTION_IN_FIELD_OUT_DIPV6_31_0 = 0x14,
4828 MLX5_ACTION_IN_FIELD_OUT_SIPV4 = 0x15,
4829 MLX5_ACTION_IN_FIELD_OUT_DIPV4 = 0x16,
Or Gerlitz0c0316f2017-06-13 11:09:57 +03004830 MLX5_ACTION_IN_FIELD_OUT_IPV6_HOPLIMIT = 0x47,
Or Gerlitz2a69cb92017-01-19 19:31:25 +02004831};
4832
4833struct mlx5_ifc_alloc_modify_header_context_out_bits {
4834 u8 status[0x8];
4835 u8 reserved_at_8[0x18];
4836
4837 u8 syndrome[0x20];
4838
4839 u8 modify_header_id[0x20];
4840
4841 u8 reserved_at_60[0x20];
4842};
4843
4844struct mlx5_ifc_alloc_modify_header_context_in_bits {
4845 u8 opcode[0x10];
4846 u8 reserved_at_10[0x10];
4847
4848 u8 reserved_at_20[0x10];
4849 u8 op_mod[0x10];
4850
4851 u8 reserved_at_40[0x20];
4852
4853 u8 table_type[0x8];
4854 u8 reserved_at_68[0x10];
4855 u8 num_of_actions[0x8];
4856
4857 union mlx5_ifc_set_action_in_add_action_in_auto_bits actions[0];
4858};
4859
4860struct mlx5_ifc_dealloc_modify_header_context_out_bits {
4861 u8 status[0x8];
4862 u8 reserved_at_8[0x18];
4863
4864 u8 syndrome[0x20];
4865
4866 u8 reserved_at_40[0x40];
4867};
4868
4869struct mlx5_ifc_dealloc_modify_header_context_in_bits {
4870 u8 opcode[0x10];
4871 u8 reserved_at_10[0x10];
4872
4873 u8 reserved_at_20[0x10];
4874 u8 op_mod[0x10];
4875
4876 u8 modify_header_id[0x20];
4877
4878 u8 reserved_at_60[0x20];
4879};
4880
Saeed Mahameede2816822015-05-28 22:28:40 +03004881struct mlx5_ifc_query_dct_out_bits {
4882 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004883 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004884
4885 u8 syndrome[0x20];
4886
Matan Barakb4ff3a32016-02-09 14:57:42 +02004887 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004888
4889 struct mlx5_ifc_dctc_bits dct_context_entry;
4890
Matan Barakb4ff3a32016-02-09 14:57:42 +02004891 u8 reserved_at_280[0x180];
Saeed Mahameede2816822015-05-28 22:28:40 +03004892};
4893
4894struct mlx5_ifc_query_dct_in_bits {
4895 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004896 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004897
Matan Barakb4ff3a32016-02-09 14:57:42 +02004898 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004899 u8 op_mod[0x10];
4900
Matan Barakb4ff3a32016-02-09 14:57:42 +02004901 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004902 u8 dctn[0x18];
4903
Matan Barakb4ff3a32016-02-09 14:57:42 +02004904 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004905};
4906
4907struct mlx5_ifc_query_cq_out_bits {
4908 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004909 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004910
4911 u8 syndrome[0x20];
4912
Matan Barakb4ff3a32016-02-09 14:57:42 +02004913 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004914
4915 struct mlx5_ifc_cqc_bits cq_context;
4916
Matan Barakb4ff3a32016-02-09 14:57:42 +02004917 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03004918
4919 u8 pas[0][0x40];
4920};
4921
4922struct mlx5_ifc_query_cq_in_bits {
4923 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004924 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004925
Matan Barakb4ff3a32016-02-09 14:57:42 +02004926 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004927 u8 op_mod[0x10];
4928
Matan Barakb4ff3a32016-02-09 14:57:42 +02004929 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03004930 u8 cqn[0x18];
4931
Matan Barakb4ff3a32016-02-09 14:57:42 +02004932 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004933};
4934
4935struct mlx5_ifc_query_cong_status_out_bits {
4936 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004937 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004938
4939 u8 syndrome[0x20];
4940
Matan Barakb4ff3a32016-02-09 14:57:42 +02004941 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004942
4943 u8 enable[0x1];
4944 u8 tag_enable[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004945 u8 reserved_at_62[0x1e];
Saeed Mahameede2816822015-05-28 22:28:40 +03004946};
4947
4948struct mlx5_ifc_query_cong_status_in_bits {
4949 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004950 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004951
Matan Barakb4ff3a32016-02-09 14:57:42 +02004952 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03004953 u8 op_mod[0x10];
4954
Matan Barakb4ff3a32016-02-09 14:57:42 +02004955 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004956 u8 priority[0x4];
4957 u8 cong_protocol[0x4];
4958
Matan Barakb4ff3a32016-02-09 14:57:42 +02004959 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004960};
4961
4962struct mlx5_ifc_query_cong_statistics_out_bits {
4963 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02004964 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03004965
4966 u8 syndrome[0x20];
4967
Matan Barakb4ff3a32016-02-09 14:57:42 +02004968 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03004969
Parav Pandite1f24a72017-04-16 07:29:29 +03004970 u8 rp_cur_flows[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004971
4972 u8 sum_flows[0x20];
4973
Parav Pandite1f24a72017-04-16 07:29:29 +03004974 u8 rp_cnp_ignored_high[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004975
Parav Pandite1f24a72017-04-16 07:29:29 +03004976 u8 rp_cnp_ignored_low[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004977
Parav Pandite1f24a72017-04-16 07:29:29 +03004978 u8 rp_cnp_handled_high[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004979
Parav Pandite1f24a72017-04-16 07:29:29 +03004980 u8 rp_cnp_handled_low[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004981
Matan Barakb4ff3a32016-02-09 14:57:42 +02004982 u8 reserved_at_140[0x100];
Saeed Mahameede2816822015-05-28 22:28:40 +03004983
4984 u8 time_stamp_high[0x20];
4985
4986 u8 time_stamp_low[0x20];
4987
4988 u8 accumulators_period[0x20];
4989
Parav Pandite1f24a72017-04-16 07:29:29 +03004990 u8 np_ecn_marked_roce_packets_high[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004991
Parav Pandite1f24a72017-04-16 07:29:29 +03004992 u8 np_ecn_marked_roce_packets_low[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004993
Parav Pandite1f24a72017-04-16 07:29:29 +03004994 u8 np_cnp_sent_high[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004995
Parav Pandite1f24a72017-04-16 07:29:29 +03004996 u8 np_cnp_sent_low[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03004997
Matan Barakb4ff3a32016-02-09 14:57:42 +02004998 u8 reserved_at_320[0x560];
Saeed Mahameede2816822015-05-28 22:28:40 +03004999};
5000
5001struct mlx5_ifc_query_cong_statistics_in_bits {
5002 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005003 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005004
Matan Barakb4ff3a32016-02-09 14:57:42 +02005005 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005006 u8 op_mod[0x10];
5007
5008 u8 clear[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005009 u8 reserved_at_41[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03005010
Matan Barakb4ff3a32016-02-09 14:57:42 +02005011 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005012};
5013
5014struct mlx5_ifc_query_cong_params_out_bits {
5015 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005016 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005017
5018 u8 syndrome[0x20];
5019
Matan Barakb4ff3a32016-02-09 14:57:42 +02005020 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005021
5022 union mlx5_ifc_cong_control_roce_ecn_auto_bits congestion_parameters;
5023};
5024
5025struct mlx5_ifc_query_cong_params_in_bits {
5026 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005027 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005028
Matan Barakb4ff3a32016-02-09 14:57:42 +02005029 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005030 u8 op_mod[0x10];
5031
Matan Barakb4ff3a32016-02-09 14:57:42 +02005032 u8 reserved_at_40[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03005033 u8 cong_protocol[0x4];
5034
Matan Barakb4ff3a32016-02-09 14:57:42 +02005035 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005036};
5037
5038struct mlx5_ifc_query_adapter_out_bits {
5039 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005040 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005041
5042 u8 syndrome[0x20];
5043
Matan Barakb4ff3a32016-02-09 14:57:42 +02005044 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005045
5046 struct mlx5_ifc_query_adapter_param_block_bits query_adapter_struct;
5047};
5048
5049struct mlx5_ifc_query_adapter_in_bits {
5050 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005051 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005052
Matan Barakb4ff3a32016-02-09 14:57:42 +02005053 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005054 u8 op_mod[0x10];
5055
Matan Barakb4ff3a32016-02-09 14:57:42 +02005056 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005057};
5058
5059struct mlx5_ifc_qp_2rst_out_bits {
5060 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005061 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005062
5063 u8 syndrome[0x20];
5064
Matan Barakb4ff3a32016-02-09 14:57:42 +02005065 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005066};
5067
5068struct mlx5_ifc_qp_2rst_in_bits {
5069 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005070 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005071
Matan Barakb4ff3a32016-02-09 14:57:42 +02005072 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005073 u8 op_mod[0x10];
5074
Matan Barakb4ff3a32016-02-09 14:57:42 +02005075 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005076 u8 qpn[0x18];
5077
Matan Barakb4ff3a32016-02-09 14:57:42 +02005078 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005079};
5080
5081struct mlx5_ifc_qp_2err_out_bits {
5082 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005083 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005084
5085 u8 syndrome[0x20];
5086
Matan Barakb4ff3a32016-02-09 14:57:42 +02005087 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005088};
5089
5090struct mlx5_ifc_qp_2err_in_bits {
5091 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005092 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005093
Matan Barakb4ff3a32016-02-09 14:57:42 +02005094 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005095 u8 op_mod[0x10];
5096
Matan Barakb4ff3a32016-02-09 14:57:42 +02005097 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005098 u8 qpn[0x18];
5099
Matan Barakb4ff3a32016-02-09 14:57:42 +02005100 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005101};
5102
5103struct mlx5_ifc_page_fault_resume_out_bits {
5104 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005105 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005106
5107 u8 syndrome[0x20];
5108
Matan Barakb4ff3a32016-02-09 14:57:42 +02005109 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005110};
5111
5112struct mlx5_ifc_page_fault_resume_in_bits {
5113 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005114 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005115
Matan Barakb4ff3a32016-02-09 14:57:42 +02005116 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005117 u8 op_mod[0x10];
5118
5119 u8 error[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005120 u8 reserved_at_41[0x4];
Artemy Kovalyov223cdc72017-01-02 11:37:45 +02005121 u8 page_fault_type[0x3];
5122 u8 wq_number[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005123
Artemy Kovalyov223cdc72017-01-02 11:37:45 +02005124 u8 reserved_at_60[0x8];
5125 u8 token[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005126};
5127
5128struct mlx5_ifc_nop_out_bits {
5129 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005130 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005131
5132 u8 syndrome[0x20];
5133
Matan Barakb4ff3a32016-02-09 14:57:42 +02005134 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005135};
5136
5137struct mlx5_ifc_nop_in_bits {
5138 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005139 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005140
Matan Barakb4ff3a32016-02-09 14:57:42 +02005141 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005142 u8 op_mod[0x10];
5143
Matan Barakb4ff3a32016-02-09 14:57:42 +02005144 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005145};
5146
5147struct mlx5_ifc_modify_vport_state_out_bits {
5148 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005149 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005150
5151 u8 syndrome[0x20];
5152
Matan Barakb4ff3a32016-02-09 14:57:42 +02005153 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005154};
5155
5156struct mlx5_ifc_modify_vport_state_in_bits {
5157 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005158 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005159
Matan Barakb4ff3a32016-02-09 14:57:42 +02005160 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005161 u8 op_mod[0x10];
5162
5163 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005164 u8 reserved_at_41[0xf];
Saeed Mahameede2816822015-05-28 22:28:40 +03005165 u8 vport_number[0x10];
5166
Matan Barakb4ff3a32016-02-09 14:57:42 +02005167 u8 reserved_at_60[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005168 u8 admin_state[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005169 u8 reserved_at_7c[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03005170};
5171
5172struct mlx5_ifc_modify_tis_out_bits {
5173 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005174 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005175
5176 u8 syndrome[0x20];
5177
Matan Barakb4ff3a32016-02-09 14:57:42 +02005178 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005179};
5180
majd@mellanox.com75850d02016-01-14 19:13:06 +02005181struct mlx5_ifc_modify_tis_bitmask_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02005182 u8 reserved_at_0[0x20];
majd@mellanox.com75850d02016-01-14 19:13:06 +02005183
Aviv Heller84df61e2016-05-10 13:47:50 +03005184 u8 reserved_at_20[0x1d];
5185 u8 lag_tx_port_affinity[0x1];
5186 u8 strict_lag_tx_port_affinity[0x1];
majd@mellanox.com75850d02016-01-14 19:13:06 +02005187 u8 prio[0x1];
5188};
5189
Saeed Mahameede2816822015-05-28 22:28:40 +03005190struct mlx5_ifc_modify_tis_in_bits {
5191 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005192 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005193
Matan Barakb4ff3a32016-02-09 14:57:42 +02005194 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005195 u8 op_mod[0x10];
5196
Matan Barakb4ff3a32016-02-09 14:57:42 +02005197 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005198 u8 tisn[0x18];
5199
Matan Barakb4ff3a32016-02-09 14:57:42 +02005200 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005201
majd@mellanox.com75850d02016-01-14 19:13:06 +02005202 struct mlx5_ifc_modify_tis_bitmask_bits bitmask;
Saeed Mahameede2816822015-05-28 22:28:40 +03005203
Matan Barakb4ff3a32016-02-09 14:57:42 +02005204 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005205
5206 struct mlx5_ifc_tisc_bits ctx;
5207};
5208
Achiad Shochatd9eea402015-08-04 14:05:42 +03005209struct mlx5_ifc_modify_tir_bitmask_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02005210 u8 reserved_at_0[0x20];
Achiad Shochatd9eea402015-08-04 14:05:42 +03005211
Matan Barakb4ff3a32016-02-09 14:57:42 +02005212 u8 reserved_at_20[0x1b];
Tariq Toukan66189962015-11-12 19:35:26 +02005213 u8 self_lb_en[0x1];
Tariq Toukanbdfc0282016-02-29 21:17:12 +02005214 u8 reserved_at_3c[0x1];
5215 u8 hash[0x1];
5216 u8 reserved_at_3e[0x1];
Achiad Shochatd9eea402015-08-04 14:05:42 +03005217 u8 lro[0x1];
5218};
5219
Saeed Mahameede2816822015-05-28 22:28:40 +03005220struct mlx5_ifc_modify_tir_out_bits {
5221 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005222 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005223
5224 u8 syndrome[0x20];
5225
Matan Barakb4ff3a32016-02-09 14:57:42 +02005226 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005227};
5228
5229struct mlx5_ifc_modify_tir_in_bits {
5230 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005231 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005232
Matan Barakb4ff3a32016-02-09 14:57:42 +02005233 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005234 u8 op_mod[0x10];
5235
Matan Barakb4ff3a32016-02-09 14:57:42 +02005236 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005237 u8 tirn[0x18];
5238
Matan Barakb4ff3a32016-02-09 14:57:42 +02005239 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005240
Achiad Shochatd9eea402015-08-04 14:05:42 +03005241 struct mlx5_ifc_modify_tir_bitmask_bits bitmask;
Saeed Mahameede2816822015-05-28 22:28:40 +03005242
Matan Barakb4ff3a32016-02-09 14:57:42 +02005243 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005244
5245 struct mlx5_ifc_tirc_bits ctx;
5246};
5247
5248struct mlx5_ifc_modify_sq_out_bits {
5249 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005250 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005251
5252 u8 syndrome[0x20];
5253
Matan Barakb4ff3a32016-02-09 14:57:42 +02005254 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005255};
5256
5257struct mlx5_ifc_modify_sq_in_bits {
5258 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005259 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005260
Matan Barakb4ff3a32016-02-09 14:57:42 +02005261 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005262 u8 op_mod[0x10];
5263
5264 u8 sq_state[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005265 u8 reserved_at_44[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03005266 u8 sqn[0x18];
5267
Matan Barakb4ff3a32016-02-09 14:57:42 +02005268 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005269
5270 u8 modify_bitmask[0x40];
5271
Matan Barakb4ff3a32016-02-09 14:57:42 +02005272 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005273
5274 struct mlx5_ifc_sqc_bits ctx;
5275};
5276
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +03005277struct mlx5_ifc_modify_scheduling_element_out_bits {
5278 u8 status[0x8];
5279 u8 reserved_at_8[0x18];
5280
5281 u8 syndrome[0x20];
5282
5283 u8 reserved_at_40[0x1c0];
5284};
5285
5286enum {
5287 MODIFY_SCHEDULING_ELEMENT_IN_MODIFY_BITMASK_BW_SHARE = 0x1,
5288 MODIFY_SCHEDULING_ELEMENT_IN_MODIFY_BITMASK_MAX_AVERAGE_BW = 0x2,
5289};
5290
5291struct mlx5_ifc_modify_scheduling_element_in_bits {
5292 u8 opcode[0x10];
5293 u8 reserved_at_10[0x10];
5294
5295 u8 reserved_at_20[0x10];
5296 u8 op_mod[0x10];
5297
5298 u8 scheduling_hierarchy[0x8];
5299 u8 reserved_at_48[0x18];
5300
5301 u8 scheduling_element_id[0x20];
5302
5303 u8 reserved_at_80[0x20];
5304
5305 u8 modify_bitmask[0x20];
5306
5307 u8 reserved_at_c0[0x40];
5308
5309 struct mlx5_ifc_scheduling_context_bits scheduling_context;
5310
5311 u8 reserved_at_300[0x100];
5312};
5313
Saeed Mahameede2816822015-05-28 22:28:40 +03005314struct mlx5_ifc_modify_rqt_out_bits {
5315 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005316 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005317
5318 u8 syndrome[0x20];
5319
Matan Barakb4ff3a32016-02-09 14:57:42 +02005320 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005321};
5322
Achiad Shochat5c503682015-08-04 14:05:43 +03005323struct mlx5_ifc_rqt_bitmask_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02005324 u8 reserved_at_0[0x20];
Achiad Shochat5c503682015-08-04 14:05:43 +03005325
Matan Barakb4ff3a32016-02-09 14:57:42 +02005326 u8 reserved_at_20[0x1f];
Achiad Shochat5c503682015-08-04 14:05:43 +03005327 u8 rqn_list[0x1];
5328};
5329
Saeed Mahameede2816822015-05-28 22:28:40 +03005330struct mlx5_ifc_modify_rqt_in_bits {
5331 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005332 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005333
Matan Barakb4ff3a32016-02-09 14:57:42 +02005334 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005335 u8 op_mod[0x10];
5336
Matan Barakb4ff3a32016-02-09 14:57:42 +02005337 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005338 u8 rqtn[0x18];
5339
Matan Barakb4ff3a32016-02-09 14:57:42 +02005340 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005341
Achiad Shochat5c503682015-08-04 14:05:43 +03005342 struct mlx5_ifc_rqt_bitmask_bits bitmask;
Saeed Mahameede2816822015-05-28 22:28:40 +03005343
Matan Barakb4ff3a32016-02-09 14:57:42 +02005344 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005345
5346 struct mlx5_ifc_rqtc_bits ctx;
5347};
5348
5349struct mlx5_ifc_modify_rq_out_bits {
5350 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005351 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005352
5353 u8 syndrome[0x20];
5354
Matan Barakb4ff3a32016-02-09 14:57:42 +02005355 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005356};
5357
Alex Vesker83b502a2016-08-04 17:32:02 +03005358enum {
5359 MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_VSD = 1ULL << 1,
Guy Ergas102722f2017-02-20 16:18:17 +02005360 MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_SCATTER_FCS = 1ULL << 2,
Majd Dibbiny23a69642017-01-18 15:25:10 +02005361 MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_RQ_COUNTER_SET_ID = 1ULL << 3,
Alex Vesker83b502a2016-08-04 17:32:02 +03005362};
5363
Saeed Mahameede2816822015-05-28 22:28:40 +03005364struct mlx5_ifc_modify_rq_in_bits {
5365 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005366 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005367
Matan Barakb4ff3a32016-02-09 14:57:42 +02005368 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005369 u8 op_mod[0x10];
5370
5371 u8 rq_state[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005372 u8 reserved_at_44[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03005373 u8 rqn[0x18];
5374
Matan Barakb4ff3a32016-02-09 14:57:42 +02005375 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005376
5377 u8 modify_bitmask[0x40];
5378
Matan Barakb4ff3a32016-02-09 14:57:42 +02005379 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005380
5381 struct mlx5_ifc_rqc_bits ctx;
5382};
5383
5384struct mlx5_ifc_modify_rmp_out_bits {
5385 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005386 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005387
5388 u8 syndrome[0x20];
5389
Matan Barakb4ff3a32016-02-09 14:57:42 +02005390 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005391};
5392
Haggai Abramonvsky01949d02015-06-04 19:30:38 +03005393struct mlx5_ifc_rmp_bitmask_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02005394 u8 reserved_at_0[0x20];
Haggai Abramonvsky01949d02015-06-04 19:30:38 +03005395
Matan Barakb4ff3a32016-02-09 14:57:42 +02005396 u8 reserved_at_20[0x1f];
Haggai Abramonvsky01949d02015-06-04 19:30:38 +03005397 u8 lwm[0x1];
5398};
5399
Saeed Mahameede2816822015-05-28 22:28:40 +03005400struct mlx5_ifc_modify_rmp_in_bits {
5401 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005402 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005403
Matan Barakb4ff3a32016-02-09 14:57:42 +02005404 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005405 u8 op_mod[0x10];
5406
5407 u8 rmp_state[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005408 u8 reserved_at_44[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03005409 u8 rmpn[0x18];
5410
Matan Barakb4ff3a32016-02-09 14:57:42 +02005411 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005412
Haggai Abramonvsky01949d02015-06-04 19:30:38 +03005413 struct mlx5_ifc_rmp_bitmask_bits bitmask;
Saeed Mahameede2816822015-05-28 22:28:40 +03005414
Matan Barakb4ff3a32016-02-09 14:57:42 +02005415 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005416
5417 struct mlx5_ifc_rmpc_bits ctx;
5418};
5419
5420struct mlx5_ifc_modify_nic_vport_context_out_bits {
5421 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005422 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005423
5424 u8 syndrome[0x20];
5425
Matan Barakb4ff3a32016-02-09 14:57:42 +02005426 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005427};
5428
5429struct mlx5_ifc_modify_nic_vport_field_select_bits {
Daniel Jurgens32f69e42018-01-04 17:25:36 +02005430 u8 reserved_at_0[0x12];
5431 u8 affiliation[0x1];
5432 u8 reserved_at_e[0x1];
Huy Nguyenbded7472017-05-30 09:42:53 +03005433 u8 disable_uc_local_lb[0x1];
5434 u8 disable_mc_local_lb[0x1];
Noa Osherovich23898c72016-06-10 00:07:37 +03005435 u8 node_guid[0x1];
5436 u8 port_guid[0x1];
Hadar Hen Zion9def7122016-08-03 17:27:30 +03005437 u8 min_inline[0x1];
Saeed Mahameedd82b7312015-12-01 18:03:14 +02005438 u8 mtu[0x1];
5439 u8 change_event[0x1];
5440 u8 promisc[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03005441 u8 permanent_address[0x1];
5442 u8 addresses_list[0x1];
5443 u8 roce_en[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005444 u8 reserved_at_1f[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03005445};
5446
5447struct mlx5_ifc_modify_nic_vport_context_in_bits {
5448 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005449 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005450
Matan Barakb4ff3a32016-02-09 14:57:42 +02005451 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005452 u8 op_mod[0x10];
5453
5454 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005455 u8 reserved_at_41[0xf];
Saeed Mahameede2816822015-05-28 22:28:40 +03005456 u8 vport_number[0x10];
5457
5458 struct mlx5_ifc_modify_nic_vport_field_select_bits field_select;
5459
Matan Barakb4ff3a32016-02-09 14:57:42 +02005460 u8 reserved_at_80[0x780];
Saeed Mahameede2816822015-05-28 22:28:40 +03005461
5462 struct mlx5_ifc_nic_vport_context_bits nic_vport_context;
5463};
5464
5465struct mlx5_ifc_modify_hca_vport_context_out_bits {
5466 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005467 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005468
5469 u8 syndrome[0x20];
5470
Matan Barakb4ff3a32016-02-09 14:57:42 +02005471 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005472};
5473
5474struct mlx5_ifc_modify_hca_vport_context_in_bits {
5475 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005476 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005477
Matan Barakb4ff3a32016-02-09 14:57:42 +02005478 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005479 u8 op_mod[0x10];
5480
5481 u8 other_vport[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005482 u8 reserved_at_41[0xb];
Majd Dibbiny707c4602015-06-04 19:30:41 +03005483 u8 port_num[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03005484 u8 vport_number[0x10];
5485
Matan Barakb4ff3a32016-02-09 14:57:42 +02005486 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005487
5488 struct mlx5_ifc_hca_vport_context_bits hca_vport_context;
5489};
5490
5491struct mlx5_ifc_modify_cq_out_bits {
5492 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005493 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005494
5495 u8 syndrome[0x20];
5496
Matan Barakb4ff3a32016-02-09 14:57:42 +02005497 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005498};
5499
5500enum {
5501 MLX5_MODIFY_CQ_IN_OP_MOD_MODIFY_CQ = 0x0,
5502 MLX5_MODIFY_CQ_IN_OP_MOD_RESIZE_CQ = 0x1,
5503};
5504
5505struct mlx5_ifc_modify_cq_in_bits {
5506 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005507 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005508
Matan Barakb4ff3a32016-02-09 14:57:42 +02005509 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005510 u8 op_mod[0x10];
5511
Matan Barakb4ff3a32016-02-09 14:57:42 +02005512 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005513 u8 cqn[0x18];
5514
5515 union mlx5_ifc_modify_field_select_resize_field_select_auto_bits modify_field_select_resize_field_select;
5516
5517 struct mlx5_ifc_cqc_bits cq_context;
5518
Matan Barakb4ff3a32016-02-09 14:57:42 +02005519 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03005520
5521 u8 pas[0][0x40];
5522};
5523
5524struct mlx5_ifc_modify_cong_status_out_bits {
5525 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005526 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005527
5528 u8 syndrome[0x20];
5529
Matan Barakb4ff3a32016-02-09 14:57:42 +02005530 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005531};
5532
5533struct mlx5_ifc_modify_cong_status_in_bits {
5534 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005535 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005536
Matan Barakb4ff3a32016-02-09 14:57:42 +02005537 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005538 u8 op_mod[0x10];
5539
Matan Barakb4ff3a32016-02-09 14:57:42 +02005540 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005541 u8 priority[0x4];
5542 u8 cong_protocol[0x4];
5543
5544 u8 enable[0x1];
5545 u8 tag_enable[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005546 u8 reserved_at_62[0x1e];
Saeed Mahameede2816822015-05-28 22:28:40 +03005547};
5548
5549struct mlx5_ifc_modify_cong_params_out_bits {
5550 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005551 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005552
5553 u8 syndrome[0x20];
5554
Matan Barakb4ff3a32016-02-09 14:57:42 +02005555 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005556};
5557
5558struct mlx5_ifc_modify_cong_params_in_bits {
5559 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005560 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005561
Matan Barakb4ff3a32016-02-09 14:57:42 +02005562 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005563 u8 op_mod[0x10];
5564
Matan Barakb4ff3a32016-02-09 14:57:42 +02005565 u8 reserved_at_40[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03005566 u8 cong_protocol[0x4];
5567
5568 union mlx5_ifc_field_select_802_1_r_roce_auto_bits field_select;
5569
Matan Barakb4ff3a32016-02-09 14:57:42 +02005570 u8 reserved_at_80[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03005571
5572 union mlx5_ifc_cong_control_roce_ecn_auto_bits congestion_parameters;
5573};
5574
5575struct mlx5_ifc_manage_pages_out_bits {
5576 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005577 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005578
5579 u8 syndrome[0x20];
5580
5581 u8 output_num_entries[0x20];
5582
Matan Barakb4ff3a32016-02-09 14:57:42 +02005583 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005584
5585 u8 pas[0][0x40];
5586};
5587
5588enum {
5589 MLX5_MANAGE_PAGES_IN_OP_MOD_ALLOCATION_FAIL = 0x0,
5590 MLX5_MANAGE_PAGES_IN_OP_MOD_ALLOCATION_SUCCESS = 0x1,
5591 MLX5_MANAGE_PAGES_IN_OP_MOD_HCA_RETURN_PAGES = 0x2,
5592};
5593
5594struct mlx5_ifc_manage_pages_in_bits {
5595 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005596 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005597
Matan Barakb4ff3a32016-02-09 14:57:42 +02005598 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005599 u8 op_mod[0x10];
5600
Matan Barakb4ff3a32016-02-09 14:57:42 +02005601 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005602 u8 function_id[0x10];
5603
5604 u8 input_num_entries[0x20];
5605
5606 u8 pas[0][0x40];
5607};
5608
5609struct mlx5_ifc_mad_ifc_out_bits {
5610 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005611 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005612
5613 u8 syndrome[0x20];
5614
Matan Barakb4ff3a32016-02-09 14:57:42 +02005615 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005616
5617 u8 response_mad_packet[256][0x8];
5618};
5619
5620struct mlx5_ifc_mad_ifc_in_bits {
5621 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005622 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005623
Matan Barakb4ff3a32016-02-09 14:57:42 +02005624 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005625 u8 op_mod[0x10];
5626
5627 u8 remote_lid[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005628 u8 reserved_at_50[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005629 u8 port[0x8];
5630
Matan Barakb4ff3a32016-02-09 14:57:42 +02005631 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005632
5633 u8 mad[256][0x8];
5634};
5635
5636struct mlx5_ifc_init_hca_out_bits {
5637 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005638 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005639
5640 u8 syndrome[0x20];
5641
Matan Barakb4ff3a32016-02-09 14:57:42 +02005642 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005643};
5644
5645struct mlx5_ifc_init_hca_in_bits {
5646 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005647 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005648
Matan Barakb4ff3a32016-02-09 14:57:42 +02005649 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005650 u8 op_mod[0x10];
5651
Matan Barakb4ff3a32016-02-09 14:57:42 +02005652 u8 reserved_at_40[0x40];
Daniel Jurgens8737f812018-01-04 17:25:32 +02005653 u8 sw_owner_id[4][0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005654};
5655
5656struct mlx5_ifc_init2rtr_qp_out_bits {
5657 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005658 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005659
5660 u8 syndrome[0x20];
5661
Matan Barakb4ff3a32016-02-09 14:57:42 +02005662 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005663};
5664
5665struct mlx5_ifc_init2rtr_qp_in_bits {
5666 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005667 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005668
Matan Barakb4ff3a32016-02-09 14:57:42 +02005669 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005670 u8 op_mod[0x10];
5671
Matan Barakb4ff3a32016-02-09 14:57:42 +02005672 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005673 u8 qpn[0x18];
5674
Matan Barakb4ff3a32016-02-09 14:57:42 +02005675 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005676
5677 u8 opt_param_mask[0x20];
5678
Matan Barakb4ff3a32016-02-09 14:57:42 +02005679 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005680
5681 struct mlx5_ifc_qpc_bits qpc;
5682
Matan Barakb4ff3a32016-02-09 14:57:42 +02005683 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03005684};
5685
5686struct mlx5_ifc_init2init_qp_out_bits {
5687 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005688 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005689
5690 u8 syndrome[0x20];
5691
Matan Barakb4ff3a32016-02-09 14:57:42 +02005692 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005693};
5694
5695struct mlx5_ifc_init2init_qp_in_bits {
5696 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005697 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005698
Matan Barakb4ff3a32016-02-09 14:57:42 +02005699 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005700 u8 op_mod[0x10];
5701
Matan Barakb4ff3a32016-02-09 14:57:42 +02005702 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005703 u8 qpn[0x18];
5704
Matan Barakb4ff3a32016-02-09 14:57:42 +02005705 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005706
5707 u8 opt_param_mask[0x20];
5708
Matan Barakb4ff3a32016-02-09 14:57:42 +02005709 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005710
5711 struct mlx5_ifc_qpc_bits qpc;
5712
Matan Barakb4ff3a32016-02-09 14:57:42 +02005713 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03005714};
5715
5716struct mlx5_ifc_get_dropped_packet_log_out_bits {
5717 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005718 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005719
5720 u8 syndrome[0x20];
5721
Matan Barakb4ff3a32016-02-09 14:57:42 +02005722 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005723
5724 u8 packet_headers_log[128][0x8];
5725
5726 u8 packet_syndrome[64][0x8];
5727};
5728
5729struct mlx5_ifc_get_dropped_packet_log_in_bits {
5730 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005731 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005732
Matan Barakb4ff3a32016-02-09 14:57:42 +02005733 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005734 u8 op_mod[0x10];
5735
Matan Barakb4ff3a32016-02-09 14:57:42 +02005736 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005737};
5738
5739struct mlx5_ifc_gen_eqe_in_bits {
5740 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005741 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005742
Matan Barakb4ff3a32016-02-09 14:57:42 +02005743 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005744 u8 op_mod[0x10];
5745
Matan Barakb4ff3a32016-02-09 14:57:42 +02005746 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005747 u8 eq_number[0x8];
5748
Matan Barakb4ff3a32016-02-09 14:57:42 +02005749 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005750
5751 u8 eqe[64][0x8];
5752};
5753
5754struct mlx5_ifc_gen_eq_out_bits {
5755 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005756 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005757
5758 u8 syndrome[0x20];
5759
Matan Barakb4ff3a32016-02-09 14:57:42 +02005760 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005761};
5762
5763struct mlx5_ifc_enable_hca_out_bits {
5764 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005765 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005766
5767 u8 syndrome[0x20];
5768
Matan Barakb4ff3a32016-02-09 14:57:42 +02005769 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005770};
5771
5772struct mlx5_ifc_enable_hca_in_bits {
5773 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005774 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005775
Matan Barakb4ff3a32016-02-09 14:57:42 +02005776 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005777 u8 op_mod[0x10];
5778
Matan Barakb4ff3a32016-02-09 14:57:42 +02005779 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005780 u8 function_id[0x10];
5781
Matan Barakb4ff3a32016-02-09 14:57:42 +02005782 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005783};
5784
5785struct mlx5_ifc_drain_dct_out_bits {
5786 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005787 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005788
5789 u8 syndrome[0x20];
5790
Matan Barakb4ff3a32016-02-09 14:57:42 +02005791 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005792};
5793
5794struct mlx5_ifc_drain_dct_in_bits {
5795 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005796 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005797
Matan Barakb4ff3a32016-02-09 14:57:42 +02005798 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005799 u8 op_mod[0x10];
5800
Matan Barakb4ff3a32016-02-09 14:57:42 +02005801 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005802 u8 dctn[0x18];
5803
Matan Barakb4ff3a32016-02-09 14:57:42 +02005804 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005805};
5806
5807struct mlx5_ifc_disable_hca_out_bits {
5808 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005809 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005810
5811 u8 syndrome[0x20];
5812
Matan Barakb4ff3a32016-02-09 14:57:42 +02005813 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005814};
5815
5816struct mlx5_ifc_disable_hca_in_bits {
5817 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005818 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005819
Matan Barakb4ff3a32016-02-09 14:57:42 +02005820 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005821 u8 op_mod[0x10];
5822
Matan Barakb4ff3a32016-02-09 14:57:42 +02005823 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005824 u8 function_id[0x10];
5825
Matan Barakb4ff3a32016-02-09 14:57:42 +02005826 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005827};
5828
5829struct mlx5_ifc_detach_from_mcg_out_bits {
5830 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005831 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005832
5833 u8 syndrome[0x20];
5834
Matan Barakb4ff3a32016-02-09 14:57:42 +02005835 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005836};
5837
5838struct mlx5_ifc_detach_from_mcg_in_bits {
5839 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005840 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005841
Matan Barakb4ff3a32016-02-09 14:57:42 +02005842 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005843 u8 op_mod[0x10];
5844
Matan Barakb4ff3a32016-02-09 14:57:42 +02005845 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005846 u8 qpn[0x18];
5847
Matan Barakb4ff3a32016-02-09 14:57:42 +02005848 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005849
5850 u8 multicast_gid[16][0x8];
5851};
5852
Saeed Mahameed74862162016-06-09 15:11:34 +03005853struct mlx5_ifc_destroy_xrq_out_bits {
5854 u8 status[0x8];
5855 u8 reserved_at_8[0x18];
5856
5857 u8 syndrome[0x20];
5858
5859 u8 reserved_at_40[0x40];
5860};
5861
5862struct mlx5_ifc_destroy_xrq_in_bits {
5863 u8 opcode[0x10];
5864 u8 reserved_at_10[0x10];
5865
5866 u8 reserved_at_20[0x10];
5867 u8 op_mod[0x10];
5868
5869 u8 reserved_at_40[0x8];
5870 u8 xrqn[0x18];
5871
5872 u8 reserved_at_60[0x20];
5873};
5874
Saeed Mahameede2816822015-05-28 22:28:40 +03005875struct mlx5_ifc_destroy_xrc_srq_out_bits {
5876 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005877 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005878
5879 u8 syndrome[0x20];
5880
Matan Barakb4ff3a32016-02-09 14:57:42 +02005881 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005882};
5883
5884struct mlx5_ifc_destroy_xrc_srq_in_bits {
5885 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005886 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005887
Matan Barakb4ff3a32016-02-09 14:57:42 +02005888 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005889 u8 op_mod[0x10];
5890
Matan Barakb4ff3a32016-02-09 14:57:42 +02005891 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005892 u8 xrc_srqn[0x18];
5893
Matan Barakb4ff3a32016-02-09 14:57:42 +02005894 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005895};
5896
5897struct mlx5_ifc_destroy_tis_out_bits {
5898 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005899 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005900
5901 u8 syndrome[0x20];
5902
Matan Barakb4ff3a32016-02-09 14:57:42 +02005903 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005904};
5905
5906struct mlx5_ifc_destroy_tis_in_bits {
5907 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005908 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005909
Matan Barakb4ff3a32016-02-09 14:57:42 +02005910 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005911 u8 op_mod[0x10];
5912
Matan Barakb4ff3a32016-02-09 14:57:42 +02005913 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005914 u8 tisn[0x18];
5915
Matan Barakb4ff3a32016-02-09 14:57:42 +02005916 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005917};
5918
5919struct mlx5_ifc_destroy_tir_out_bits {
5920 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005921 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005922
5923 u8 syndrome[0x20];
5924
Matan Barakb4ff3a32016-02-09 14:57:42 +02005925 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005926};
5927
5928struct mlx5_ifc_destroy_tir_in_bits {
5929 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005930 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005931
Matan Barakb4ff3a32016-02-09 14:57:42 +02005932 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005933 u8 op_mod[0x10];
5934
Matan Barakb4ff3a32016-02-09 14:57:42 +02005935 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005936 u8 tirn[0x18];
5937
Matan Barakb4ff3a32016-02-09 14:57:42 +02005938 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005939};
5940
5941struct mlx5_ifc_destroy_srq_out_bits {
5942 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005943 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005944
5945 u8 syndrome[0x20];
5946
Matan Barakb4ff3a32016-02-09 14:57:42 +02005947 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005948};
5949
5950struct mlx5_ifc_destroy_srq_in_bits {
5951 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005952 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005953
Matan Barakb4ff3a32016-02-09 14:57:42 +02005954 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005955 u8 op_mod[0x10];
5956
Matan Barakb4ff3a32016-02-09 14:57:42 +02005957 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005958 u8 srqn[0x18];
5959
Matan Barakb4ff3a32016-02-09 14:57:42 +02005960 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005961};
5962
5963struct mlx5_ifc_destroy_sq_out_bits {
5964 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005965 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03005966
5967 u8 syndrome[0x20];
5968
Matan Barakb4ff3a32016-02-09 14:57:42 +02005969 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03005970};
5971
5972struct mlx5_ifc_destroy_sq_in_bits {
5973 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02005974 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005975
Matan Barakb4ff3a32016-02-09 14:57:42 +02005976 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03005977 u8 op_mod[0x10];
5978
Matan Barakb4ff3a32016-02-09 14:57:42 +02005979 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03005980 u8 sqn[0x18];
5981
Matan Barakb4ff3a32016-02-09 14:57:42 +02005982 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03005983};
5984
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +03005985struct mlx5_ifc_destroy_scheduling_element_out_bits {
5986 u8 status[0x8];
5987 u8 reserved_at_8[0x18];
5988
5989 u8 syndrome[0x20];
5990
5991 u8 reserved_at_40[0x1c0];
5992};
5993
5994struct mlx5_ifc_destroy_scheduling_element_in_bits {
5995 u8 opcode[0x10];
5996 u8 reserved_at_10[0x10];
5997
5998 u8 reserved_at_20[0x10];
5999 u8 op_mod[0x10];
6000
6001 u8 scheduling_hierarchy[0x8];
6002 u8 reserved_at_48[0x18];
6003
6004 u8 scheduling_element_id[0x20];
6005
6006 u8 reserved_at_80[0x180];
6007};
6008
Saeed Mahameede2816822015-05-28 22:28:40 +03006009struct mlx5_ifc_destroy_rqt_out_bits {
6010 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006011 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006012
6013 u8 syndrome[0x20];
6014
Matan Barakb4ff3a32016-02-09 14:57:42 +02006015 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006016};
6017
6018struct mlx5_ifc_destroy_rqt_in_bits {
6019 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006020 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006021
Matan Barakb4ff3a32016-02-09 14:57:42 +02006022 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006023 u8 op_mod[0x10];
6024
Matan Barakb4ff3a32016-02-09 14:57:42 +02006025 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006026 u8 rqtn[0x18];
6027
Matan Barakb4ff3a32016-02-09 14:57:42 +02006028 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006029};
6030
6031struct mlx5_ifc_destroy_rq_out_bits {
6032 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006033 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006034
6035 u8 syndrome[0x20];
6036
Matan Barakb4ff3a32016-02-09 14:57:42 +02006037 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006038};
6039
6040struct mlx5_ifc_destroy_rq_in_bits {
6041 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006042 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006043
Matan Barakb4ff3a32016-02-09 14:57:42 +02006044 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006045 u8 op_mod[0x10];
6046
Matan Barakb4ff3a32016-02-09 14:57:42 +02006047 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006048 u8 rqn[0x18];
6049
Matan Barakb4ff3a32016-02-09 14:57:42 +02006050 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006051};
6052
Maor Gottliebc1e0bfc2017-05-30 10:29:11 +03006053struct mlx5_ifc_set_delay_drop_params_in_bits {
6054 u8 opcode[0x10];
6055 u8 reserved_at_10[0x10];
6056
6057 u8 reserved_at_20[0x10];
6058 u8 op_mod[0x10];
6059
6060 u8 reserved_at_40[0x20];
6061
6062 u8 reserved_at_60[0x10];
6063 u8 delay_drop_timeout[0x10];
6064};
6065
6066struct mlx5_ifc_set_delay_drop_params_out_bits {
6067 u8 status[0x8];
6068 u8 reserved_at_8[0x18];
6069
6070 u8 syndrome[0x20];
6071
6072 u8 reserved_at_40[0x40];
6073};
6074
Saeed Mahameede2816822015-05-28 22:28:40 +03006075struct mlx5_ifc_destroy_rmp_out_bits {
6076 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006077 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006078
6079 u8 syndrome[0x20];
6080
Matan Barakb4ff3a32016-02-09 14:57:42 +02006081 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006082};
6083
6084struct mlx5_ifc_destroy_rmp_in_bits {
6085 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006086 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006087
Matan Barakb4ff3a32016-02-09 14:57:42 +02006088 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006089 u8 op_mod[0x10];
6090
Matan Barakb4ff3a32016-02-09 14:57:42 +02006091 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006092 u8 rmpn[0x18];
6093
Matan Barakb4ff3a32016-02-09 14:57:42 +02006094 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006095};
6096
6097struct mlx5_ifc_destroy_qp_out_bits {
6098 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006099 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006100
6101 u8 syndrome[0x20];
6102
Matan Barakb4ff3a32016-02-09 14:57:42 +02006103 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006104};
6105
6106struct mlx5_ifc_destroy_qp_in_bits {
6107 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006108 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006109
Matan Barakb4ff3a32016-02-09 14:57:42 +02006110 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006111 u8 op_mod[0x10];
6112
Matan Barakb4ff3a32016-02-09 14:57:42 +02006113 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006114 u8 qpn[0x18];
6115
Matan Barakb4ff3a32016-02-09 14:57:42 +02006116 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006117};
6118
6119struct mlx5_ifc_destroy_psv_out_bits {
6120 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006121 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006122
6123 u8 syndrome[0x20];
6124
Matan Barakb4ff3a32016-02-09 14:57:42 +02006125 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006126};
6127
6128struct mlx5_ifc_destroy_psv_in_bits {
6129 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006130 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006131
Matan Barakb4ff3a32016-02-09 14:57:42 +02006132 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006133 u8 op_mod[0x10];
6134
Matan Barakb4ff3a32016-02-09 14:57:42 +02006135 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006136 u8 psvn[0x18];
6137
Matan Barakb4ff3a32016-02-09 14:57:42 +02006138 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006139};
6140
6141struct mlx5_ifc_destroy_mkey_out_bits {
6142 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006143 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006144
6145 u8 syndrome[0x20];
6146
Matan Barakb4ff3a32016-02-09 14:57:42 +02006147 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006148};
6149
6150struct mlx5_ifc_destroy_mkey_in_bits {
6151 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006152 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006153
Matan Barakb4ff3a32016-02-09 14:57:42 +02006154 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006155 u8 op_mod[0x10];
6156
Matan Barakb4ff3a32016-02-09 14:57:42 +02006157 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006158 u8 mkey_index[0x18];
6159
Matan Barakb4ff3a32016-02-09 14:57:42 +02006160 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006161};
6162
6163struct mlx5_ifc_destroy_flow_table_out_bits {
6164 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006165 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006166
6167 u8 syndrome[0x20];
6168
Matan Barakb4ff3a32016-02-09 14:57:42 +02006169 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006170};
6171
6172struct mlx5_ifc_destroy_flow_table_in_bits {
6173 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006174 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006175
Matan Barakb4ff3a32016-02-09 14:57:42 +02006176 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006177 u8 op_mod[0x10];
6178
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03006179 u8 other_vport[0x1];
6180 u8 reserved_at_41[0xf];
6181 u8 vport_number[0x10];
6182
6183 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006184
6185 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006186 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006187
Matan Barakb4ff3a32016-02-09 14:57:42 +02006188 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006189 u8 table_id[0x18];
6190
Matan Barakb4ff3a32016-02-09 14:57:42 +02006191 u8 reserved_at_c0[0x140];
Saeed Mahameede2816822015-05-28 22:28:40 +03006192};
6193
6194struct mlx5_ifc_destroy_flow_group_out_bits {
6195 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006196 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006197
6198 u8 syndrome[0x20];
6199
Matan Barakb4ff3a32016-02-09 14:57:42 +02006200 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006201};
6202
6203struct mlx5_ifc_destroy_flow_group_in_bits {
6204 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006205 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006206
Matan Barakb4ff3a32016-02-09 14:57:42 +02006207 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006208 u8 op_mod[0x10];
6209
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03006210 u8 other_vport[0x1];
6211 u8 reserved_at_41[0xf];
6212 u8 vport_number[0x10];
6213
6214 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006215
6216 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006217 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006218
Matan Barakb4ff3a32016-02-09 14:57:42 +02006219 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006220 u8 table_id[0x18];
6221
6222 u8 group_id[0x20];
6223
Matan Barakb4ff3a32016-02-09 14:57:42 +02006224 u8 reserved_at_e0[0x120];
Saeed Mahameede2816822015-05-28 22:28:40 +03006225};
6226
6227struct mlx5_ifc_destroy_eq_out_bits {
6228 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006229 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006230
6231 u8 syndrome[0x20];
6232
Matan Barakb4ff3a32016-02-09 14:57:42 +02006233 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006234};
6235
6236struct mlx5_ifc_destroy_eq_in_bits {
6237 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006238 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006239
Matan Barakb4ff3a32016-02-09 14:57:42 +02006240 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006241 u8 op_mod[0x10];
6242
Matan Barakb4ff3a32016-02-09 14:57:42 +02006243 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006244 u8 eq_number[0x8];
6245
Matan Barakb4ff3a32016-02-09 14:57:42 +02006246 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006247};
6248
6249struct mlx5_ifc_destroy_dct_out_bits {
6250 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006251 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006252
6253 u8 syndrome[0x20];
6254
Matan Barakb4ff3a32016-02-09 14:57:42 +02006255 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006256};
6257
6258struct mlx5_ifc_destroy_dct_in_bits {
6259 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006260 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006261
Matan Barakb4ff3a32016-02-09 14:57:42 +02006262 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006263 u8 op_mod[0x10];
6264
Matan Barakb4ff3a32016-02-09 14:57:42 +02006265 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006266 u8 dctn[0x18];
6267
Matan Barakb4ff3a32016-02-09 14:57:42 +02006268 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006269};
6270
6271struct mlx5_ifc_destroy_cq_out_bits {
6272 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006273 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006274
6275 u8 syndrome[0x20];
6276
Matan Barakb4ff3a32016-02-09 14:57:42 +02006277 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006278};
6279
6280struct mlx5_ifc_destroy_cq_in_bits {
6281 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006282 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006283
Matan Barakb4ff3a32016-02-09 14:57:42 +02006284 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006285 u8 op_mod[0x10];
6286
Matan Barakb4ff3a32016-02-09 14:57:42 +02006287 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006288 u8 cqn[0x18];
6289
Matan Barakb4ff3a32016-02-09 14:57:42 +02006290 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006291};
6292
6293struct mlx5_ifc_delete_vxlan_udp_dport_out_bits {
6294 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006295 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006296
6297 u8 syndrome[0x20];
6298
Matan Barakb4ff3a32016-02-09 14:57:42 +02006299 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006300};
6301
6302struct mlx5_ifc_delete_vxlan_udp_dport_in_bits {
6303 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006304 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006305
Matan Barakb4ff3a32016-02-09 14:57:42 +02006306 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006307 u8 op_mod[0x10];
6308
Matan Barakb4ff3a32016-02-09 14:57:42 +02006309 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006310
Matan Barakb4ff3a32016-02-09 14:57:42 +02006311 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006312 u8 vxlan_udp_port[0x10];
6313};
6314
6315struct mlx5_ifc_delete_l2_table_entry_out_bits {
6316 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006317 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006318
6319 u8 syndrome[0x20];
6320
Matan Barakb4ff3a32016-02-09 14:57:42 +02006321 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006322};
6323
6324struct mlx5_ifc_delete_l2_table_entry_in_bits {
6325 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006326 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006327
Matan Barakb4ff3a32016-02-09 14:57:42 +02006328 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006329 u8 op_mod[0x10];
6330
Matan Barakb4ff3a32016-02-09 14:57:42 +02006331 u8 reserved_at_40[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03006332
Matan Barakb4ff3a32016-02-09 14:57:42 +02006333 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006334 u8 table_index[0x18];
6335
Matan Barakb4ff3a32016-02-09 14:57:42 +02006336 u8 reserved_at_c0[0x140];
Saeed Mahameede2816822015-05-28 22:28:40 +03006337};
6338
6339struct mlx5_ifc_delete_fte_out_bits {
6340 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006341 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006342
6343 u8 syndrome[0x20];
6344
Matan Barakb4ff3a32016-02-09 14:57:42 +02006345 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006346};
6347
6348struct mlx5_ifc_delete_fte_in_bits {
6349 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006350 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006351
Matan Barakb4ff3a32016-02-09 14:57:42 +02006352 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006353 u8 op_mod[0x10];
6354
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03006355 u8 other_vport[0x1];
6356 u8 reserved_at_41[0xf];
6357 u8 vport_number[0x10];
6358
6359 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006360
6361 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006362 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006363
Matan Barakb4ff3a32016-02-09 14:57:42 +02006364 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006365 u8 table_id[0x18];
6366
Matan Barakb4ff3a32016-02-09 14:57:42 +02006367 u8 reserved_at_c0[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006368
6369 u8 flow_index[0x20];
6370
Matan Barakb4ff3a32016-02-09 14:57:42 +02006371 u8 reserved_at_120[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006372};
6373
6374struct mlx5_ifc_dealloc_xrcd_out_bits {
6375 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006376 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006377
6378 u8 syndrome[0x20];
6379
Matan Barakb4ff3a32016-02-09 14:57:42 +02006380 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006381};
6382
6383struct mlx5_ifc_dealloc_xrcd_in_bits {
6384 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006385 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006386
Matan Barakb4ff3a32016-02-09 14:57:42 +02006387 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006388 u8 op_mod[0x10];
6389
Matan Barakb4ff3a32016-02-09 14:57:42 +02006390 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006391 u8 xrcd[0x18];
6392
Matan Barakb4ff3a32016-02-09 14:57:42 +02006393 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006394};
6395
6396struct mlx5_ifc_dealloc_uar_out_bits {
6397 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006398 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006399
6400 u8 syndrome[0x20];
6401
Matan Barakb4ff3a32016-02-09 14:57:42 +02006402 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006403};
6404
6405struct mlx5_ifc_dealloc_uar_in_bits {
6406 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006407 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006408
Matan Barakb4ff3a32016-02-09 14:57:42 +02006409 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006410 u8 op_mod[0x10];
6411
Matan Barakb4ff3a32016-02-09 14:57:42 +02006412 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006413 u8 uar[0x18];
6414
Matan Barakb4ff3a32016-02-09 14:57:42 +02006415 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006416};
6417
6418struct mlx5_ifc_dealloc_transport_domain_out_bits {
6419 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006420 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006421
6422 u8 syndrome[0x20];
6423
Matan Barakb4ff3a32016-02-09 14:57:42 +02006424 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006425};
6426
6427struct mlx5_ifc_dealloc_transport_domain_in_bits {
6428 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006429 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006430
Matan Barakb4ff3a32016-02-09 14:57:42 +02006431 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006432 u8 op_mod[0x10];
6433
Matan Barakb4ff3a32016-02-09 14:57:42 +02006434 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006435 u8 transport_domain[0x18];
6436
Matan Barakb4ff3a32016-02-09 14:57:42 +02006437 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006438};
6439
6440struct mlx5_ifc_dealloc_q_counter_out_bits {
6441 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006442 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006443
6444 u8 syndrome[0x20];
6445
Matan Barakb4ff3a32016-02-09 14:57:42 +02006446 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006447};
6448
6449struct mlx5_ifc_dealloc_q_counter_in_bits {
6450 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006451 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006452
Matan Barakb4ff3a32016-02-09 14:57:42 +02006453 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006454 u8 op_mod[0x10];
6455
Matan Barakb4ff3a32016-02-09 14:57:42 +02006456 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006457 u8 counter_set_id[0x8];
6458
Matan Barakb4ff3a32016-02-09 14:57:42 +02006459 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006460};
6461
6462struct mlx5_ifc_dealloc_pd_out_bits {
6463 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006464 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006465
6466 u8 syndrome[0x20];
6467
Matan Barakb4ff3a32016-02-09 14:57:42 +02006468 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006469};
6470
6471struct mlx5_ifc_dealloc_pd_in_bits {
6472 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006473 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006474
Matan Barakb4ff3a32016-02-09 14:57:42 +02006475 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006476 u8 op_mod[0x10];
6477
Matan Barakb4ff3a32016-02-09 14:57:42 +02006478 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006479 u8 pd[0x18];
6480
Matan Barakb4ff3a32016-02-09 14:57:42 +02006481 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006482};
6483
Amir Vadai9dc0b282016-05-13 12:55:39 +00006484struct mlx5_ifc_dealloc_flow_counter_out_bits {
6485 u8 status[0x8];
6486 u8 reserved_at_8[0x18];
6487
6488 u8 syndrome[0x20];
6489
6490 u8 reserved_at_40[0x40];
6491};
6492
6493struct mlx5_ifc_dealloc_flow_counter_in_bits {
6494 u8 opcode[0x10];
6495 u8 reserved_at_10[0x10];
6496
6497 u8 reserved_at_20[0x10];
6498 u8 op_mod[0x10];
6499
Rabie Louloua8ffcc72017-07-09 13:39:30 +03006500 u8 flow_counter_id[0x20];
Amir Vadai9dc0b282016-05-13 12:55:39 +00006501
6502 u8 reserved_at_60[0x20];
6503};
6504
Saeed Mahameed74862162016-06-09 15:11:34 +03006505struct mlx5_ifc_create_xrq_out_bits {
6506 u8 status[0x8];
6507 u8 reserved_at_8[0x18];
6508
6509 u8 syndrome[0x20];
6510
6511 u8 reserved_at_40[0x8];
6512 u8 xrqn[0x18];
6513
6514 u8 reserved_at_60[0x20];
6515};
6516
6517struct mlx5_ifc_create_xrq_in_bits {
6518 u8 opcode[0x10];
6519 u8 reserved_at_10[0x10];
6520
6521 u8 reserved_at_20[0x10];
6522 u8 op_mod[0x10];
6523
6524 u8 reserved_at_40[0x40];
6525
6526 struct mlx5_ifc_xrqc_bits xrq_context;
6527};
6528
Saeed Mahameede2816822015-05-28 22:28:40 +03006529struct mlx5_ifc_create_xrc_srq_out_bits {
6530 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006531 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006532
6533 u8 syndrome[0x20];
6534
Matan Barakb4ff3a32016-02-09 14:57:42 +02006535 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006536 u8 xrc_srqn[0x18];
6537
Matan Barakb4ff3a32016-02-09 14:57:42 +02006538 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006539};
6540
6541struct mlx5_ifc_create_xrc_srq_in_bits {
6542 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006543 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006544
Matan Barakb4ff3a32016-02-09 14:57:42 +02006545 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006546 u8 op_mod[0x10];
6547
Matan Barakb4ff3a32016-02-09 14:57:42 +02006548 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006549
6550 struct mlx5_ifc_xrc_srqc_bits xrc_srq_context_entry;
6551
Matan Barakb4ff3a32016-02-09 14:57:42 +02006552 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03006553
6554 u8 pas[0][0x40];
6555};
6556
6557struct mlx5_ifc_create_tis_out_bits {
6558 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006559 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006560
6561 u8 syndrome[0x20];
6562
Matan Barakb4ff3a32016-02-09 14:57:42 +02006563 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006564 u8 tisn[0x18];
6565
Matan Barakb4ff3a32016-02-09 14:57:42 +02006566 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006567};
6568
6569struct mlx5_ifc_create_tis_in_bits {
6570 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006571 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006572
Matan Barakb4ff3a32016-02-09 14:57:42 +02006573 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006574 u8 op_mod[0x10];
6575
Matan Barakb4ff3a32016-02-09 14:57:42 +02006576 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006577
6578 struct mlx5_ifc_tisc_bits ctx;
6579};
6580
6581struct mlx5_ifc_create_tir_out_bits {
6582 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006583 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006584
6585 u8 syndrome[0x20];
6586
Matan Barakb4ff3a32016-02-09 14:57:42 +02006587 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006588 u8 tirn[0x18];
6589
Matan Barakb4ff3a32016-02-09 14:57:42 +02006590 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006591};
6592
6593struct mlx5_ifc_create_tir_in_bits {
6594 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006595 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006596
Matan Barakb4ff3a32016-02-09 14:57:42 +02006597 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006598 u8 op_mod[0x10];
6599
Matan Barakb4ff3a32016-02-09 14:57:42 +02006600 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006601
6602 struct mlx5_ifc_tirc_bits ctx;
6603};
6604
6605struct mlx5_ifc_create_srq_out_bits {
6606 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006607 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006608
6609 u8 syndrome[0x20];
6610
Matan Barakb4ff3a32016-02-09 14:57:42 +02006611 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006612 u8 srqn[0x18];
6613
Matan Barakb4ff3a32016-02-09 14:57:42 +02006614 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006615};
6616
6617struct mlx5_ifc_create_srq_in_bits {
6618 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006619 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006620
Matan Barakb4ff3a32016-02-09 14:57:42 +02006621 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006622 u8 op_mod[0x10];
6623
Matan Barakb4ff3a32016-02-09 14:57:42 +02006624 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006625
6626 struct mlx5_ifc_srqc_bits srq_context_entry;
6627
Matan Barakb4ff3a32016-02-09 14:57:42 +02006628 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03006629
6630 u8 pas[0][0x40];
6631};
6632
6633struct mlx5_ifc_create_sq_out_bits {
6634 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006635 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006636
6637 u8 syndrome[0x20];
6638
Matan Barakb4ff3a32016-02-09 14:57:42 +02006639 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006640 u8 sqn[0x18];
6641
Matan Barakb4ff3a32016-02-09 14:57:42 +02006642 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006643};
6644
6645struct mlx5_ifc_create_sq_in_bits {
6646 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006647 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006648
Matan Barakb4ff3a32016-02-09 14:57:42 +02006649 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006650 u8 op_mod[0x10];
6651
Matan Barakb4ff3a32016-02-09 14:57:42 +02006652 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006653
6654 struct mlx5_ifc_sqc_bits ctx;
6655};
6656
Mohamad Haj Yahia813f8542016-08-11 11:21:39 +03006657struct mlx5_ifc_create_scheduling_element_out_bits {
6658 u8 status[0x8];
6659 u8 reserved_at_8[0x18];
6660
6661 u8 syndrome[0x20];
6662
6663 u8 reserved_at_40[0x40];
6664
6665 u8 scheduling_element_id[0x20];
6666
6667 u8 reserved_at_a0[0x160];
6668};
6669
6670struct mlx5_ifc_create_scheduling_element_in_bits {
6671 u8 opcode[0x10];
6672 u8 reserved_at_10[0x10];
6673
6674 u8 reserved_at_20[0x10];
6675 u8 op_mod[0x10];
6676
6677 u8 scheduling_hierarchy[0x8];
6678 u8 reserved_at_48[0x18];
6679
6680 u8 reserved_at_60[0xa0];
6681
6682 struct mlx5_ifc_scheduling_context_bits scheduling_context;
6683
6684 u8 reserved_at_300[0x100];
6685};
6686
Saeed Mahameede2816822015-05-28 22:28:40 +03006687struct mlx5_ifc_create_rqt_out_bits {
6688 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006689 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006690
6691 u8 syndrome[0x20];
6692
Matan Barakb4ff3a32016-02-09 14:57:42 +02006693 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006694 u8 rqtn[0x18];
6695
Matan Barakb4ff3a32016-02-09 14:57:42 +02006696 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006697};
6698
6699struct mlx5_ifc_create_rqt_in_bits {
6700 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006701 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006702
Matan Barakb4ff3a32016-02-09 14:57:42 +02006703 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006704 u8 op_mod[0x10];
6705
Matan Barakb4ff3a32016-02-09 14:57:42 +02006706 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006707
6708 struct mlx5_ifc_rqtc_bits rqt_context;
6709};
6710
6711struct mlx5_ifc_create_rq_out_bits {
6712 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006713 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006714
6715 u8 syndrome[0x20];
6716
Matan Barakb4ff3a32016-02-09 14:57:42 +02006717 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006718 u8 rqn[0x18];
6719
Matan Barakb4ff3a32016-02-09 14:57:42 +02006720 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006721};
6722
6723struct mlx5_ifc_create_rq_in_bits {
6724 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006725 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006726
Matan Barakb4ff3a32016-02-09 14:57:42 +02006727 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006728 u8 op_mod[0x10];
6729
Matan Barakb4ff3a32016-02-09 14:57:42 +02006730 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006731
6732 struct mlx5_ifc_rqc_bits ctx;
6733};
6734
6735struct mlx5_ifc_create_rmp_out_bits {
6736 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006737 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006738
6739 u8 syndrome[0x20];
6740
Matan Barakb4ff3a32016-02-09 14:57:42 +02006741 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006742 u8 rmpn[0x18];
6743
Matan Barakb4ff3a32016-02-09 14:57:42 +02006744 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006745};
6746
6747struct mlx5_ifc_create_rmp_in_bits {
6748 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006749 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006750
Matan Barakb4ff3a32016-02-09 14:57:42 +02006751 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006752 u8 op_mod[0x10];
6753
Matan Barakb4ff3a32016-02-09 14:57:42 +02006754 u8 reserved_at_40[0xc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006755
6756 struct mlx5_ifc_rmpc_bits ctx;
6757};
6758
6759struct mlx5_ifc_create_qp_out_bits {
6760 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006761 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006762
6763 u8 syndrome[0x20];
6764
Matan Barakb4ff3a32016-02-09 14:57:42 +02006765 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006766 u8 qpn[0x18];
6767
Matan Barakb4ff3a32016-02-09 14:57:42 +02006768 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006769};
6770
6771struct mlx5_ifc_create_qp_in_bits {
6772 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006773 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006774
Matan Barakb4ff3a32016-02-09 14:57:42 +02006775 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006776 u8 op_mod[0x10];
6777
Matan Barakb4ff3a32016-02-09 14:57:42 +02006778 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006779
6780 u8 opt_param_mask[0x20];
6781
Matan Barakb4ff3a32016-02-09 14:57:42 +02006782 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006783
6784 struct mlx5_ifc_qpc_bits qpc;
6785
Matan Barakb4ff3a32016-02-09 14:57:42 +02006786 u8 reserved_at_800[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03006787
6788 u8 pas[0][0x40];
6789};
6790
6791struct mlx5_ifc_create_psv_out_bits {
6792 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006793 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006794
6795 u8 syndrome[0x20];
6796
Matan Barakb4ff3a32016-02-09 14:57:42 +02006797 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006798
Matan Barakb4ff3a32016-02-09 14:57:42 +02006799 u8 reserved_at_80[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006800 u8 psv0_index[0x18];
6801
Matan Barakb4ff3a32016-02-09 14:57:42 +02006802 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006803 u8 psv1_index[0x18];
6804
Matan Barakb4ff3a32016-02-09 14:57:42 +02006805 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006806 u8 psv2_index[0x18];
6807
Matan Barakb4ff3a32016-02-09 14:57:42 +02006808 u8 reserved_at_e0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006809 u8 psv3_index[0x18];
6810};
6811
6812struct mlx5_ifc_create_psv_in_bits {
6813 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006814 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006815
Matan Barakb4ff3a32016-02-09 14:57:42 +02006816 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006817 u8 op_mod[0x10];
6818
6819 u8 num_psv[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006820 u8 reserved_at_44[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03006821 u8 pd[0x18];
6822
Matan Barakb4ff3a32016-02-09 14:57:42 +02006823 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006824};
6825
6826struct mlx5_ifc_create_mkey_out_bits {
6827 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006828 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006829
6830 u8 syndrome[0x20];
6831
Matan Barakb4ff3a32016-02-09 14:57:42 +02006832 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006833 u8 mkey_index[0x18];
6834
Matan Barakb4ff3a32016-02-09 14:57:42 +02006835 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006836};
6837
6838struct mlx5_ifc_create_mkey_in_bits {
6839 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006840 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006841
Matan Barakb4ff3a32016-02-09 14:57:42 +02006842 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006843 u8 op_mod[0x10];
6844
Matan Barakb4ff3a32016-02-09 14:57:42 +02006845 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006846
6847 u8 pg_access[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006848 u8 reserved_at_61[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03006849
6850 struct mlx5_ifc_mkc_bits memory_key_mkey_entry;
6851
Matan Barakb4ff3a32016-02-09 14:57:42 +02006852 u8 reserved_at_280[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03006853
6854 u8 translations_octword_actual_size[0x20];
6855
Matan Barakb4ff3a32016-02-09 14:57:42 +02006856 u8 reserved_at_320[0x560];
Saeed Mahameede2816822015-05-28 22:28:40 +03006857
6858 u8 klm_pas_mtt[0][0x20];
6859};
6860
6861struct mlx5_ifc_create_flow_table_out_bits {
6862 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006863 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006864
6865 u8 syndrome[0x20];
6866
Matan Barakb4ff3a32016-02-09 14:57:42 +02006867 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006868 u8 table_id[0x18];
6869
Matan Barakb4ff3a32016-02-09 14:57:42 +02006870 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006871};
6872
Maor Gottlieb0c90e9c2017-03-12 11:35:23 +02006873struct mlx5_ifc_flow_table_context_bits {
6874 u8 encap_en[0x1];
6875 u8 decap_en[0x1];
6876 u8 reserved_at_2[0x2];
6877 u8 table_miss_action[0x4];
6878 u8 level[0x8];
6879 u8 reserved_at_10[0x8];
6880 u8 log_size[0x8];
6881
6882 u8 reserved_at_20[0x8];
6883 u8 table_miss_id[0x18];
6884
6885 u8 reserved_at_40[0x8];
6886 u8 lag_master_next_table_id[0x18];
6887
6888 u8 reserved_at_60[0xe0];
6889};
6890
Saeed Mahameede2816822015-05-28 22:28:40 +03006891struct mlx5_ifc_create_flow_table_in_bits {
6892 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006893 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006894
Matan Barakb4ff3a32016-02-09 14:57:42 +02006895 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006896 u8 op_mod[0x10];
6897
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03006898 u8 other_vport[0x1];
6899 u8 reserved_at_41[0xf];
6900 u8 vport_number[0x10];
6901
6902 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006903
6904 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006905 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006906
Matan Barakb4ff3a32016-02-09 14:57:42 +02006907 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006908
Maor Gottlieb0c90e9c2017-03-12 11:35:23 +02006909 struct mlx5_ifc_flow_table_context_bits flow_table_context;
Saeed Mahameede2816822015-05-28 22:28:40 +03006910};
6911
6912struct mlx5_ifc_create_flow_group_out_bits {
6913 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006914 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006915
6916 u8 syndrome[0x20];
6917
Matan Barakb4ff3a32016-02-09 14:57:42 +02006918 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006919 u8 group_id[0x18];
6920
Matan Barakb4ff3a32016-02-09 14:57:42 +02006921 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006922};
6923
6924enum {
6925 MLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_OUTER_HEADERS = 0x0,
6926 MLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS = 0x1,
6927 MLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_INNER_HEADERS = 0x2,
6928};
6929
6930struct mlx5_ifc_create_flow_group_in_bits {
6931 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006932 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006933
Matan Barakb4ff3a32016-02-09 14:57:42 +02006934 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006935 u8 op_mod[0x10];
6936
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03006937 u8 other_vport[0x1];
6938 u8 reserved_at_41[0xf];
6939 u8 vport_number[0x10];
6940
6941 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006942
6943 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006944 u8 reserved_at_88[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006945
Matan Barakb4ff3a32016-02-09 14:57:42 +02006946 u8 reserved_at_a0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03006947 u8 table_id[0x18];
6948
Matan Barakb4ff3a32016-02-09 14:57:42 +02006949 u8 reserved_at_c0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006950
6951 u8 start_flow_index[0x20];
6952
Matan Barakb4ff3a32016-02-09 14:57:42 +02006953 u8 reserved_at_100[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006954
6955 u8 end_flow_index[0x20];
6956
Matan Barakb4ff3a32016-02-09 14:57:42 +02006957 u8 reserved_at_140[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03006958
Matan Barakb4ff3a32016-02-09 14:57:42 +02006959 u8 reserved_at_1e0[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006960 u8 match_criteria_enable[0x8];
6961
6962 struct mlx5_ifc_fte_match_param_bits match_criteria;
6963
Matan Barakb4ff3a32016-02-09 14:57:42 +02006964 u8 reserved_at_1200[0xe00];
Saeed Mahameede2816822015-05-28 22:28:40 +03006965};
6966
6967struct mlx5_ifc_create_eq_out_bits {
6968 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006969 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006970
6971 u8 syndrome[0x20];
6972
Matan Barakb4ff3a32016-02-09 14:57:42 +02006973 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03006974 u8 eq_number[0x8];
6975
Matan Barakb4ff3a32016-02-09 14:57:42 +02006976 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03006977};
6978
6979struct mlx5_ifc_create_eq_in_bits {
6980 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02006981 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006982
Matan Barakb4ff3a32016-02-09 14:57:42 +02006983 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03006984 u8 op_mod[0x10];
6985
Matan Barakb4ff3a32016-02-09 14:57:42 +02006986 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006987
6988 struct mlx5_ifc_eqc_bits eq_context_entry;
6989
Matan Barakb4ff3a32016-02-09 14:57:42 +02006990 u8 reserved_at_280[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03006991
6992 u8 event_bitmask[0x40];
6993
Matan Barakb4ff3a32016-02-09 14:57:42 +02006994 u8 reserved_at_300[0x580];
Saeed Mahameede2816822015-05-28 22:28:40 +03006995
6996 u8 pas[0][0x40];
6997};
6998
6999struct mlx5_ifc_create_dct_out_bits {
7000 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007001 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007002
7003 u8 syndrome[0x20];
7004
Matan Barakb4ff3a32016-02-09 14:57:42 +02007005 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007006 u8 dctn[0x18];
7007
Matan Barakb4ff3a32016-02-09 14:57:42 +02007008 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007009};
7010
7011struct mlx5_ifc_create_dct_in_bits {
7012 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007013 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007014
Matan Barakb4ff3a32016-02-09 14:57:42 +02007015 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007016 u8 op_mod[0x10];
7017
Matan Barakb4ff3a32016-02-09 14:57:42 +02007018 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007019
7020 struct mlx5_ifc_dctc_bits dct_context_entry;
7021
Matan Barakb4ff3a32016-02-09 14:57:42 +02007022 u8 reserved_at_280[0x180];
Saeed Mahameede2816822015-05-28 22:28:40 +03007023};
7024
7025struct mlx5_ifc_create_cq_out_bits {
7026 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007027 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007028
7029 u8 syndrome[0x20];
7030
Matan Barakb4ff3a32016-02-09 14:57:42 +02007031 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007032 u8 cqn[0x18];
7033
Matan Barakb4ff3a32016-02-09 14:57:42 +02007034 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007035};
7036
7037struct mlx5_ifc_create_cq_in_bits {
7038 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007039 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007040
Matan Barakb4ff3a32016-02-09 14:57:42 +02007041 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007042 u8 op_mod[0x10];
7043
Matan Barakb4ff3a32016-02-09 14:57:42 +02007044 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007045
7046 struct mlx5_ifc_cqc_bits cq_context;
7047
Matan Barakb4ff3a32016-02-09 14:57:42 +02007048 u8 reserved_at_280[0x600];
Saeed Mahameede2816822015-05-28 22:28:40 +03007049
7050 u8 pas[0][0x40];
7051};
7052
7053struct mlx5_ifc_config_int_moderation_out_bits {
7054 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007055 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007056
7057 u8 syndrome[0x20];
7058
Matan Barakb4ff3a32016-02-09 14:57:42 +02007059 u8 reserved_at_40[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007060 u8 min_delay[0xc];
7061 u8 int_vector[0x10];
7062
Matan Barakb4ff3a32016-02-09 14:57:42 +02007063 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007064};
7065
7066enum {
7067 MLX5_CONFIG_INT_MODERATION_IN_OP_MOD_WRITE = 0x0,
7068 MLX5_CONFIG_INT_MODERATION_IN_OP_MOD_READ = 0x1,
7069};
7070
7071struct mlx5_ifc_config_int_moderation_in_bits {
7072 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007073 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007074
Matan Barakb4ff3a32016-02-09 14:57:42 +02007075 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007076 u8 op_mod[0x10];
7077
Matan Barakb4ff3a32016-02-09 14:57:42 +02007078 u8 reserved_at_40[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007079 u8 min_delay[0xc];
7080 u8 int_vector[0x10];
7081
Matan Barakb4ff3a32016-02-09 14:57:42 +02007082 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007083};
7084
7085struct mlx5_ifc_attach_to_mcg_out_bits {
7086 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007087 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007088
7089 u8 syndrome[0x20];
7090
Matan Barakb4ff3a32016-02-09 14:57:42 +02007091 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007092};
7093
7094struct mlx5_ifc_attach_to_mcg_in_bits {
7095 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007096 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007097
Matan Barakb4ff3a32016-02-09 14:57:42 +02007098 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007099 u8 op_mod[0x10];
7100
Matan Barakb4ff3a32016-02-09 14:57:42 +02007101 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007102 u8 qpn[0x18];
7103
Matan Barakb4ff3a32016-02-09 14:57:42 +02007104 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007105
7106 u8 multicast_gid[16][0x8];
7107};
7108
Saeed Mahameed74862162016-06-09 15:11:34 +03007109struct mlx5_ifc_arm_xrq_out_bits {
7110 u8 status[0x8];
7111 u8 reserved_at_8[0x18];
7112
7113 u8 syndrome[0x20];
7114
7115 u8 reserved_at_40[0x40];
7116};
7117
7118struct mlx5_ifc_arm_xrq_in_bits {
7119 u8 opcode[0x10];
7120 u8 reserved_at_10[0x10];
7121
7122 u8 reserved_at_20[0x10];
7123 u8 op_mod[0x10];
7124
7125 u8 reserved_at_40[0x8];
7126 u8 xrqn[0x18];
7127
7128 u8 reserved_at_60[0x10];
7129 u8 lwm[0x10];
7130};
7131
Saeed Mahameede2816822015-05-28 22:28:40 +03007132struct mlx5_ifc_arm_xrc_srq_out_bits {
7133 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007134 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007135
7136 u8 syndrome[0x20];
7137
Matan Barakb4ff3a32016-02-09 14:57:42 +02007138 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007139};
7140
7141enum {
7142 MLX5_ARM_XRC_SRQ_IN_OP_MOD_XRC_SRQ = 0x1,
7143};
7144
7145struct mlx5_ifc_arm_xrc_srq_in_bits {
7146 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007147 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007148
Matan Barakb4ff3a32016-02-09 14:57:42 +02007149 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007150 u8 op_mod[0x10];
7151
Matan Barakb4ff3a32016-02-09 14:57:42 +02007152 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007153 u8 xrc_srqn[0x18];
7154
Matan Barakb4ff3a32016-02-09 14:57:42 +02007155 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007156 u8 lwm[0x10];
7157};
7158
7159struct mlx5_ifc_arm_rq_out_bits {
7160 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007161 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007162
7163 u8 syndrome[0x20];
7164
Matan Barakb4ff3a32016-02-09 14:57:42 +02007165 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007166};
7167
7168enum {
Saeed Mahameed74862162016-06-09 15:11:34 +03007169 MLX5_ARM_RQ_IN_OP_MOD_SRQ = 0x1,
7170 MLX5_ARM_RQ_IN_OP_MOD_XRQ = 0x2,
Saeed Mahameede2816822015-05-28 22:28:40 +03007171};
7172
7173struct mlx5_ifc_arm_rq_in_bits {
7174 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007175 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007176
Matan Barakb4ff3a32016-02-09 14:57:42 +02007177 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007178 u8 op_mod[0x10];
7179
Matan Barakb4ff3a32016-02-09 14:57:42 +02007180 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007181 u8 srq_number[0x18];
7182
Matan Barakb4ff3a32016-02-09 14:57:42 +02007183 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007184 u8 lwm[0x10];
7185};
7186
7187struct mlx5_ifc_arm_dct_out_bits {
7188 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007189 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007190
7191 u8 syndrome[0x20];
7192
Matan Barakb4ff3a32016-02-09 14:57:42 +02007193 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007194};
7195
7196struct mlx5_ifc_arm_dct_in_bits {
7197 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007198 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007199
Matan Barakb4ff3a32016-02-09 14:57:42 +02007200 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007201 u8 op_mod[0x10];
7202
Matan Barakb4ff3a32016-02-09 14:57:42 +02007203 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007204 u8 dct_number[0x18];
7205
Matan Barakb4ff3a32016-02-09 14:57:42 +02007206 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007207};
7208
7209struct mlx5_ifc_alloc_xrcd_out_bits {
7210 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007211 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007212
7213 u8 syndrome[0x20];
7214
Matan Barakb4ff3a32016-02-09 14:57:42 +02007215 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007216 u8 xrcd[0x18];
7217
Matan Barakb4ff3a32016-02-09 14:57:42 +02007218 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007219};
7220
7221struct mlx5_ifc_alloc_xrcd_in_bits {
7222 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007223 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007224
Matan Barakb4ff3a32016-02-09 14:57:42 +02007225 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007226 u8 op_mod[0x10];
7227
Matan Barakb4ff3a32016-02-09 14:57:42 +02007228 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007229};
7230
7231struct mlx5_ifc_alloc_uar_out_bits {
7232 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007233 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007234
7235 u8 syndrome[0x20];
7236
Matan Barakb4ff3a32016-02-09 14:57:42 +02007237 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007238 u8 uar[0x18];
7239
Matan Barakb4ff3a32016-02-09 14:57:42 +02007240 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007241};
7242
7243struct mlx5_ifc_alloc_uar_in_bits {
7244 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007245 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007246
Matan Barakb4ff3a32016-02-09 14:57:42 +02007247 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007248 u8 op_mod[0x10];
7249
Matan Barakb4ff3a32016-02-09 14:57:42 +02007250 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007251};
7252
7253struct mlx5_ifc_alloc_transport_domain_out_bits {
7254 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007255 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007256
7257 u8 syndrome[0x20];
7258
Matan Barakb4ff3a32016-02-09 14:57:42 +02007259 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007260 u8 transport_domain[0x18];
7261
Matan Barakb4ff3a32016-02-09 14:57:42 +02007262 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007263};
7264
7265struct mlx5_ifc_alloc_transport_domain_in_bits {
7266 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007267 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007268
Matan Barakb4ff3a32016-02-09 14:57:42 +02007269 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007270 u8 op_mod[0x10];
7271
Matan Barakb4ff3a32016-02-09 14:57:42 +02007272 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007273};
7274
7275struct mlx5_ifc_alloc_q_counter_out_bits {
7276 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007277 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007278
7279 u8 syndrome[0x20];
7280
Matan Barakb4ff3a32016-02-09 14:57:42 +02007281 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007282 u8 counter_set_id[0x8];
7283
Matan Barakb4ff3a32016-02-09 14:57:42 +02007284 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007285};
7286
7287struct mlx5_ifc_alloc_q_counter_in_bits {
7288 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007289 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007290
Matan Barakb4ff3a32016-02-09 14:57:42 +02007291 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007292 u8 op_mod[0x10];
7293
Matan Barakb4ff3a32016-02-09 14:57:42 +02007294 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007295};
7296
7297struct mlx5_ifc_alloc_pd_out_bits {
7298 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007299 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007300
7301 u8 syndrome[0x20];
7302
Matan Barakb4ff3a32016-02-09 14:57:42 +02007303 u8 reserved_at_40[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007304 u8 pd[0x18];
7305
Matan Barakb4ff3a32016-02-09 14:57:42 +02007306 u8 reserved_at_60[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007307};
7308
7309struct mlx5_ifc_alloc_pd_in_bits {
7310 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007311 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007312
Matan Barakb4ff3a32016-02-09 14:57:42 +02007313 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007314 u8 op_mod[0x10];
7315
Matan Barakb4ff3a32016-02-09 14:57:42 +02007316 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007317};
7318
Amir Vadai9dc0b282016-05-13 12:55:39 +00007319struct mlx5_ifc_alloc_flow_counter_out_bits {
7320 u8 status[0x8];
7321 u8 reserved_at_8[0x18];
7322
7323 u8 syndrome[0x20];
7324
Rabie Louloua8ffcc72017-07-09 13:39:30 +03007325 u8 flow_counter_id[0x20];
Amir Vadai9dc0b282016-05-13 12:55:39 +00007326
7327 u8 reserved_at_60[0x20];
7328};
7329
7330struct mlx5_ifc_alloc_flow_counter_in_bits {
7331 u8 opcode[0x10];
7332 u8 reserved_at_10[0x10];
7333
7334 u8 reserved_at_20[0x10];
7335 u8 op_mod[0x10];
7336
7337 u8 reserved_at_40[0x40];
7338};
7339
Saeed Mahameede2816822015-05-28 22:28:40 +03007340struct mlx5_ifc_add_vxlan_udp_dport_out_bits {
7341 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007342 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007343
7344 u8 syndrome[0x20];
7345
Matan Barakb4ff3a32016-02-09 14:57:42 +02007346 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007347};
7348
7349struct mlx5_ifc_add_vxlan_udp_dport_in_bits {
7350 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007351 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007352
Matan Barakb4ff3a32016-02-09 14:57:42 +02007353 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007354 u8 op_mod[0x10];
7355
Matan Barakb4ff3a32016-02-09 14:57:42 +02007356 u8 reserved_at_40[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007357
Matan Barakb4ff3a32016-02-09 14:57:42 +02007358 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007359 u8 vxlan_udp_port[0x10];
7360};
7361
Eran Ben Elisha37e92a92017-11-13 10:11:27 +02007362struct mlx5_ifc_set_pp_rate_limit_out_bits {
Saeed Mahameed74862162016-06-09 15:11:34 +03007363 u8 status[0x8];
7364 u8 reserved_at_8[0x18];
7365
7366 u8 syndrome[0x20];
7367
7368 u8 reserved_at_40[0x40];
7369};
7370
Eran Ben Elisha37e92a92017-11-13 10:11:27 +02007371struct mlx5_ifc_set_pp_rate_limit_in_bits {
Saeed Mahameed74862162016-06-09 15:11:34 +03007372 u8 opcode[0x10];
7373 u8 reserved_at_10[0x10];
7374
7375 u8 reserved_at_20[0x10];
7376 u8 op_mod[0x10];
7377
7378 u8 reserved_at_40[0x10];
7379 u8 rate_limit_index[0x10];
7380
7381 u8 reserved_at_60[0x20];
7382
7383 u8 rate_limit[0x20];
Eran Ben Elisha37e92a92017-11-13 10:11:27 +02007384
7385 u8 reserved_at_a0[0x160];
Saeed Mahameed74862162016-06-09 15:11:34 +03007386};
7387
Saeed Mahameede2816822015-05-28 22:28:40 +03007388struct mlx5_ifc_access_register_out_bits {
7389 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007390 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007391
7392 u8 syndrome[0x20];
7393
Matan Barakb4ff3a32016-02-09 14:57:42 +02007394 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007395
7396 u8 register_data[0][0x20];
7397};
7398
7399enum {
7400 MLX5_ACCESS_REGISTER_IN_OP_MOD_WRITE = 0x0,
7401 MLX5_ACCESS_REGISTER_IN_OP_MOD_READ = 0x1,
7402};
7403
7404struct mlx5_ifc_access_register_in_bits {
7405 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007406 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007407
Matan Barakb4ff3a32016-02-09 14:57:42 +02007408 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007409 u8 op_mod[0x10];
7410
Matan Barakb4ff3a32016-02-09 14:57:42 +02007411 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007412 u8 register_id[0x10];
7413
7414 u8 argument[0x20];
7415
7416 u8 register_data[0][0x20];
7417};
7418
7419struct mlx5_ifc_sltp_reg_bits {
7420 u8 status[0x4];
7421 u8 version[0x4];
7422 u8 local_port[0x8];
7423 u8 pnat[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007424 u8 reserved_at_12[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03007425 u8 lane[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007426 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007427
Matan Barakb4ff3a32016-02-09 14:57:42 +02007428 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007429
Matan Barakb4ff3a32016-02-09 14:57:42 +02007430 u8 reserved_at_40[0x7];
Saeed Mahameede2816822015-05-28 22:28:40 +03007431 u8 polarity[0x1];
7432 u8 ob_tap0[0x8];
7433 u8 ob_tap1[0x8];
7434 u8 ob_tap2[0x8];
7435
Matan Barakb4ff3a32016-02-09 14:57:42 +02007436 u8 reserved_at_60[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03007437 u8 ob_preemp_mode[0x4];
7438 u8 ob_reg[0x8];
7439 u8 ob_bias[0x8];
7440
Matan Barakb4ff3a32016-02-09 14:57:42 +02007441 u8 reserved_at_80[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007442};
7443
7444struct mlx5_ifc_slrg_reg_bits {
7445 u8 status[0x4];
7446 u8 version[0x4];
7447 u8 local_port[0x8];
7448 u8 pnat[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007449 u8 reserved_at_12[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03007450 u8 lane[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007451 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007452
7453 u8 time_to_link_up[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007454 u8 reserved_at_30[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03007455 u8 grade_lane_speed[0x4];
7456
7457 u8 grade_version[0x8];
7458 u8 grade[0x18];
7459
Matan Barakb4ff3a32016-02-09 14:57:42 +02007460 u8 reserved_at_60[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007461 u8 height_grade_type[0x4];
7462 u8 height_grade[0x18];
7463
7464 u8 height_dz[0x10];
7465 u8 height_dv[0x10];
7466
Matan Barakb4ff3a32016-02-09 14:57:42 +02007467 u8 reserved_at_a0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007468 u8 height_sigma[0x10];
7469
Matan Barakb4ff3a32016-02-09 14:57:42 +02007470 u8 reserved_at_c0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007471
Matan Barakb4ff3a32016-02-09 14:57:42 +02007472 u8 reserved_at_e0[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007473 u8 phase_grade_type[0x4];
7474 u8 phase_grade[0x18];
7475
Matan Barakb4ff3a32016-02-09 14:57:42 +02007476 u8 reserved_at_100[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007477 u8 phase_eo_pos[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007478 u8 reserved_at_110[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007479 u8 phase_eo_neg[0x8];
7480
7481 u8 ffe_set_tested[0x10];
7482 u8 test_errors_per_lane[0x10];
7483};
7484
7485struct mlx5_ifc_pvlc_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007486 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007487 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007488 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007489
Matan Barakb4ff3a32016-02-09 14:57:42 +02007490 u8 reserved_at_20[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007491 u8 vl_hw_cap[0x4];
7492
Matan Barakb4ff3a32016-02-09 14:57:42 +02007493 u8 reserved_at_40[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007494 u8 vl_admin[0x4];
7495
Matan Barakb4ff3a32016-02-09 14:57:42 +02007496 u8 reserved_at_60[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007497 u8 vl_operational[0x4];
7498};
7499
7500struct mlx5_ifc_pude_reg_bits {
7501 u8 swid[0x8];
7502 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007503 u8 reserved_at_10[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007504 u8 admin_status[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007505 u8 reserved_at_18[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007506 u8 oper_status[0x4];
7507
Matan Barakb4ff3a32016-02-09 14:57:42 +02007508 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03007509};
7510
7511struct mlx5_ifc_ptys_reg_bits {
Bodong Wange7e31ca2016-09-07 19:07:58 +03007512 u8 reserved_at_0[0x1];
Saeed Mahameed74862162016-06-09 15:11:34 +03007513 u8 an_disable_admin[0x1];
Bodong Wange7e31ca2016-09-07 19:07:58 +03007514 u8 an_disable_cap[0x1];
7515 u8 reserved_at_3[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03007516 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007517 u8 reserved_at_10[0xd];
Saeed Mahameede2816822015-05-28 22:28:40 +03007518 u8 proto_mask[0x3];
7519
Saeed Mahameed74862162016-06-09 15:11:34 +03007520 u8 an_status[0x4];
7521 u8 reserved_at_24[0x3c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007522
7523 u8 eth_proto_capability[0x20];
7524
7525 u8 ib_link_width_capability[0x10];
7526 u8 ib_proto_capability[0x10];
7527
Matan Barakb4ff3a32016-02-09 14:57:42 +02007528 u8 reserved_at_a0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007529
7530 u8 eth_proto_admin[0x20];
7531
7532 u8 ib_link_width_admin[0x10];
7533 u8 ib_proto_admin[0x10];
7534
Matan Barakb4ff3a32016-02-09 14:57:42 +02007535 u8 reserved_at_100[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007536
7537 u8 eth_proto_oper[0x20];
7538
7539 u8 ib_link_width_oper[0x10];
7540 u8 ib_proto_oper[0x10];
7541
Eran Ben Elisha5b4793f2017-02-13 14:00:59 +02007542 u8 reserved_at_160[0x1c];
7543 u8 connector_type[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007544
7545 u8 eth_proto_lp_advertise[0x20];
7546
Matan Barakb4ff3a32016-02-09 14:57:42 +02007547 u8 reserved_at_1a0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03007548};
7549
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03007550struct mlx5_ifc_mlcr_reg_bits {
7551 u8 reserved_at_0[0x8];
7552 u8 local_port[0x8];
7553 u8 reserved_at_10[0x20];
7554
7555 u8 beacon_duration[0x10];
7556 u8 reserved_at_40[0x10];
7557
7558 u8 beacon_remain[0x10];
7559};
7560
Saeed Mahameede2816822015-05-28 22:28:40 +03007561struct mlx5_ifc_ptas_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007562 u8 reserved_at_0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007563
7564 u8 algorithm_options[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007565 u8 reserved_at_30[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007566 u8 repetitions_mode[0x4];
7567 u8 num_of_repetitions[0x8];
7568
7569 u8 grade_version[0x8];
7570 u8 height_grade_type[0x4];
7571 u8 phase_grade_type[0x4];
7572 u8 height_grade_weight[0x8];
7573 u8 phase_grade_weight[0x8];
7574
7575 u8 gisim_measure_bits[0x10];
7576 u8 adaptive_tap_measure_bits[0x10];
7577
7578 u8 ber_bath_high_error_threshold[0x10];
7579 u8 ber_bath_mid_error_threshold[0x10];
7580
7581 u8 ber_bath_low_error_threshold[0x10];
7582 u8 one_ratio_high_threshold[0x10];
7583
7584 u8 one_ratio_high_mid_threshold[0x10];
7585 u8 one_ratio_low_mid_threshold[0x10];
7586
7587 u8 one_ratio_low_threshold[0x10];
7588 u8 ndeo_error_threshold[0x10];
7589
7590 u8 mixer_offset_step_size[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007591 u8 reserved_at_110[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007592 u8 mix90_phase_for_voltage_bath[0x8];
7593
7594 u8 mixer_offset_start[0x10];
7595 u8 mixer_offset_end[0x10];
7596
Matan Barakb4ff3a32016-02-09 14:57:42 +02007597 u8 reserved_at_140[0x15];
Saeed Mahameede2816822015-05-28 22:28:40 +03007598 u8 ber_test_time[0xb];
7599};
7600
7601struct mlx5_ifc_pspa_reg_bits {
7602 u8 swid[0x8];
7603 u8 local_port[0x8];
7604 u8 sub_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007605 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007606
Matan Barakb4ff3a32016-02-09 14:57:42 +02007607 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007608};
7609
7610struct mlx5_ifc_pqdr_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007611 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007612 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007613 u8 reserved_at_10[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03007614 u8 prio[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007615 u8 reserved_at_18[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03007616 u8 mode[0x2];
7617
Matan Barakb4ff3a32016-02-09 14:57:42 +02007618 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007619
Matan Barakb4ff3a32016-02-09 14:57:42 +02007620 u8 reserved_at_40[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007621 u8 min_threshold[0x10];
7622
Matan Barakb4ff3a32016-02-09 14:57:42 +02007623 u8 reserved_at_60[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007624 u8 max_threshold[0x10];
7625
Matan Barakb4ff3a32016-02-09 14:57:42 +02007626 u8 reserved_at_80[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007627 u8 mark_probability_denominator[0x10];
7628
Matan Barakb4ff3a32016-02-09 14:57:42 +02007629 u8 reserved_at_a0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03007630};
7631
7632struct mlx5_ifc_ppsc_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007633 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007634 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007635 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007636
Matan Barakb4ff3a32016-02-09 14:57:42 +02007637 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03007638
Matan Barakb4ff3a32016-02-09 14:57:42 +02007639 u8 reserved_at_80[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007640 u8 wrps_admin[0x4];
7641
Matan Barakb4ff3a32016-02-09 14:57:42 +02007642 u8 reserved_at_a0[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007643 u8 wrps_status[0x4];
7644
Matan Barakb4ff3a32016-02-09 14:57:42 +02007645 u8 reserved_at_c0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007646 u8 up_threshold[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007647 u8 reserved_at_d0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007648 u8 down_threshold[0x8];
7649
Matan Barakb4ff3a32016-02-09 14:57:42 +02007650 u8 reserved_at_e0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007651
Matan Barakb4ff3a32016-02-09 14:57:42 +02007652 u8 reserved_at_100[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007653 u8 srps_admin[0x4];
7654
Matan Barakb4ff3a32016-02-09 14:57:42 +02007655 u8 reserved_at_120[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007656 u8 srps_status[0x4];
7657
Matan Barakb4ff3a32016-02-09 14:57:42 +02007658 u8 reserved_at_140[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007659};
7660
7661struct mlx5_ifc_pplr_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007662 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007663 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007664 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007665
Matan Barakb4ff3a32016-02-09 14:57:42 +02007666 u8 reserved_at_20[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007667 u8 lb_cap[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007668 u8 reserved_at_30[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007669 u8 lb_en[0x8];
7670};
7671
7672struct mlx5_ifc_pplm_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007673 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007674 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007675 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007676
Matan Barakb4ff3a32016-02-09 14:57:42 +02007677 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007678
7679 u8 port_profile_mode[0x8];
7680 u8 static_port_profile[0x8];
7681 u8 active_port_profile[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007682 u8 reserved_at_58[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007683
7684 u8 retransmission_active[0x8];
7685 u8 fec_mode_active[0x18];
7686
Matan Barakb4ff3a32016-02-09 14:57:42 +02007687 u8 reserved_at_80[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007688};
7689
7690struct mlx5_ifc_ppcnt_reg_bits {
7691 u8 swid[0x8];
7692 u8 local_port[0x8];
7693 u8 pnat[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007694 u8 reserved_at_12[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007695 u8 grp[0x6];
7696
7697 u8 clr[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007698 u8 reserved_at_21[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007699 u8 prio_tc[0x3];
7700
7701 union mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits counter_set;
7702};
7703
Gal Pressman8ed1a632016-11-17 13:46:01 +02007704struct mlx5_ifc_mpcnt_reg_bits {
7705 u8 reserved_at_0[0x8];
7706 u8 pcie_index[0x8];
7707 u8 reserved_at_10[0xa];
7708 u8 grp[0x6];
7709
7710 u8 clr[0x1];
7711 u8 reserved_at_21[0x1f];
7712
7713 union mlx5_ifc_pcie_cntrs_grp_data_layout_auto_bits counter_set;
7714};
7715
Saeed Mahameede2816822015-05-28 22:28:40 +03007716struct mlx5_ifc_ppad_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007717 u8 reserved_at_0[0x3];
Saeed Mahameede2816822015-05-28 22:28:40 +03007718 u8 single_mac[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007719 u8 reserved_at_4[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007720 u8 local_port[0x8];
7721 u8 mac_47_32[0x10];
7722
7723 u8 mac_31_0[0x20];
7724
Matan Barakb4ff3a32016-02-09 14:57:42 +02007725 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007726};
7727
7728struct mlx5_ifc_pmtu_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007729 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007730 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007731 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007732
7733 u8 max_mtu[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007734 u8 reserved_at_30[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007735
7736 u8 admin_mtu[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007737 u8 reserved_at_50[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007738
7739 u8 oper_mtu[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007740 u8 reserved_at_70[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007741};
7742
7743struct mlx5_ifc_pmpr_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007744 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007745 u8 module[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007746 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007747
Matan Barakb4ff3a32016-02-09 14:57:42 +02007748 u8 reserved_at_20[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007749 u8 attenuation_5g[0x8];
7750
Matan Barakb4ff3a32016-02-09 14:57:42 +02007751 u8 reserved_at_40[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007752 u8 attenuation_7g[0x8];
7753
Matan Barakb4ff3a32016-02-09 14:57:42 +02007754 u8 reserved_at_60[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03007755 u8 attenuation_12g[0x8];
7756};
7757
7758struct mlx5_ifc_pmpe_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007759 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007760 u8 module[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007761 u8 reserved_at_10[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03007762 u8 module_status[0x4];
7763
Matan Barakb4ff3a32016-02-09 14:57:42 +02007764 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03007765};
7766
7767struct mlx5_ifc_pmpc_reg_bits {
7768 u8 module_state_updated[32][0x8];
7769};
7770
7771struct mlx5_ifc_pmlpn_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007772 u8 reserved_at_0[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007773 u8 mlpn_status[0x4];
7774 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007775 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007776
7777 u8 e[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007778 u8 reserved_at_21[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03007779};
7780
7781struct mlx5_ifc_pmlp_reg_bits {
7782 u8 rxtx[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007783 u8 reserved_at_1[0x7];
Saeed Mahameede2816822015-05-28 22:28:40 +03007784 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007785 u8 reserved_at_10[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007786 u8 width[0x8];
7787
7788 u8 lane0_module_mapping[0x20];
7789
7790 u8 lane1_module_mapping[0x20];
7791
7792 u8 lane2_module_mapping[0x20];
7793
7794 u8 lane3_module_mapping[0x20];
7795
Matan Barakb4ff3a32016-02-09 14:57:42 +02007796 u8 reserved_at_a0[0x160];
Saeed Mahameede2816822015-05-28 22:28:40 +03007797};
7798
7799struct mlx5_ifc_pmaos_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007800 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007801 u8 module[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007802 u8 reserved_at_10[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007803 u8 admin_status[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007804 u8 reserved_at_18[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007805 u8 oper_status[0x4];
7806
7807 u8 ase[0x1];
7808 u8 ee[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007809 u8 reserved_at_22[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03007810 u8 e[0x2];
7811
Matan Barakb4ff3a32016-02-09 14:57:42 +02007812 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03007813};
7814
7815struct mlx5_ifc_plpc_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007816 u8 reserved_at_0[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007817 u8 profile_id[0xc];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007818 u8 reserved_at_10[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007819 u8 proto_mask[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007820 u8 reserved_at_18[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007821
Matan Barakb4ff3a32016-02-09 14:57:42 +02007822 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007823 u8 lane_speed[0x10];
7824
Matan Barakb4ff3a32016-02-09 14:57:42 +02007825 u8 reserved_at_40[0x17];
Saeed Mahameede2816822015-05-28 22:28:40 +03007826 u8 lpbf[0x1];
7827 u8 fec_mode_policy[0x8];
7828
7829 u8 retransmission_capability[0x8];
7830 u8 fec_mode_capability[0x18];
7831
7832 u8 retransmission_support_admin[0x8];
7833 u8 fec_mode_support_admin[0x18];
7834
7835 u8 retransmission_request_admin[0x8];
7836 u8 fec_mode_request_admin[0x18];
7837
Matan Barakb4ff3a32016-02-09 14:57:42 +02007838 u8 reserved_at_c0[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03007839};
7840
7841struct mlx5_ifc_plib_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007842 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007843 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007844 u8 reserved_at_10[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007845 u8 ib_port[0x8];
7846
Matan Barakb4ff3a32016-02-09 14:57:42 +02007847 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03007848};
7849
7850struct mlx5_ifc_plbf_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007851 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007852 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007853 u8 reserved_at_10[0xd];
Saeed Mahameede2816822015-05-28 22:28:40 +03007854 u8 lbf_mode[0x3];
7855
Matan Barakb4ff3a32016-02-09 14:57:42 +02007856 u8 reserved_at_20[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03007857};
7858
7859struct mlx5_ifc_pipg_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007860 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007861 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007862 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007863
7864 u8 dic[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007865 u8 reserved_at_21[0x19];
Saeed Mahameede2816822015-05-28 22:28:40 +03007866 u8 ipg[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007867 u8 reserved_at_3e[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03007868};
7869
7870struct mlx5_ifc_pifr_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007871 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007872 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007873 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007874
Matan Barakb4ff3a32016-02-09 14:57:42 +02007875 u8 reserved_at_20[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03007876
7877 u8 port_filter[8][0x20];
7878
7879 u8 port_filter_update_en[8][0x20];
7880};
7881
7882struct mlx5_ifc_pfcc_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007883 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007884 u8 local_port[0x8];
Inbar Karmy2afa6092017-11-20 18:06:20 +02007885 u8 reserved_at_10[0xb];
7886 u8 ppan_mask_n[0x1];
7887 u8 minor_stall_mask[0x1];
7888 u8 critical_stall_mask[0x1];
7889 u8 reserved_at_1e[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03007890
7891 u8 ppan[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007892 u8 reserved_at_24[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007893 u8 prio_mask_tx[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007894 u8 reserved_at_30[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007895 u8 prio_mask_rx[0x8];
7896
7897 u8 pptx[0x1];
7898 u8 aptx[0x1];
Inbar Karmy2afa6092017-11-20 18:06:20 +02007899 u8 pptx_mask_n[0x1];
7900 u8 reserved_at_43[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03007901 u8 pfctx[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007902 u8 reserved_at_50[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007903
7904 u8 pprx[0x1];
7905 u8 aprx[0x1];
Inbar Karmy2afa6092017-11-20 18:06:20 +02007906 u8 pprx_mask_n[0x1];
7907 u8 reserved_at_63[0x5];
Saeed Mahameede2816822015-05-28 22:28:40 +03007908 u8 pfcrx[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007909 u8 reserved_at_70[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007910
Inbar Karmy2afa6092017-11-20 18:06:20 +02007911 u8 device_stall_minor_watermark[0x10];
7912 u8 device_stall_critical_watermark[0x10];
7913
7914 u8 reserved_at_a0[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03007915};
7916
7917struct mlx5_ifc_pelc_reg_bits {
7918 u8 op[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007919 u8 reserved_at_4[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03007920 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007921 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007922
7923 u8 op_admin[0x8];
7924 u8 op_capability[0x8];
7925 u8 op_request[0x8];
7926 u8 op_active[0x8];
7927
7928 u8 admin[0x40];
7929
7930 u8 capability[0x40];
7931
7932 u8 request[0x40];
7933
7934 u8 active[0x40];
7935
Matan Barakb4ff3a32016-02-09 14:57:42 +02007936 u8 reserved_at_140[0x80];
Saeed Mahameede2816822015-05-28 22:28:40 +03007937};
7938
7939struct mlx5_ifc_peir_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02007940 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007941 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007942 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007943
Matan Barakb4ff3a32016-02-09 14:57:42 +02007944 u8 reserved_at_20[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03007945 u8 error_count[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007946 u8 reserved_at_30[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03007947
Matan Barakb4ff3a32016-02-09 14:57:42 +02007948 u8 reserved_at_40[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03007949 u8 lane[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02007950 u8 reserved_at_50[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03007951 u8 error_type[0x8];
7952};
7953
Gal Pressmancfdcbcea2016-12-08 15:52:00 +02007954struct mlx5_ifc_pcam_enhanced_features_bits {
Inbar Karmy2fcb12d2017-08-17 16:39:47 +03007955 u8 reserved_at_0[0x76];
Gal Pressmancfdcbcea2016-12-08 15:52:00 +02007956
Inbar Karmy2fcb12d2017-08-17 16:39:47 +03007957 u8 pfcc_mask[0x1];
7958 u8 reserved_at_77[0x4];
Gal Pressman2dba0792017-06-18 14:56:45 +03007959 u8 rx_buffer_fullness_counters[0x1];
Eran Ben Elisha5b4793f2017-02-13 14:00:59 +02007960 u8 ptys_connector_type[0x1];
7961 u8 reserved_at_7d[0x1];
Gal Pressmancfdcbcea2016-12-08 15:52:00 +02007962 u8 ppcnt_discard_group[0x1];
7963 u8 ppcnt_statistical_group[0x1];
7964};
7965
7966struct mlx5_ifc_pcam_reg_bits {
7967 u8 reserved_at_0[0x8];
7968 u8 feature_group[0x8];
7969 u8 reserved_at_10[0x8];
7970 u8 access_reg_group[0x8];
7971
7972 u8 reserved_at_20[0x20];
7973
7974 union {
7975 u8 reserved_at_0[0x80];
7976 } port_access_reg_cap_mask;
7977
7978 u8 reserved_at_c0[0x80];
7979
7980 union {
7981 struct mlx5_ifc_pcam_enhanced_features_bits enhanced_features;
7982 u8 reserved_at_0[0x80];
7983 } feature_cap_mask;
7984
7985 u8 reserved_at_1c0[0xc0];
7986};
7987
7988struct mlx5_ifc_mcam_enhanced_features_bits {
Gal Pressman5405fa22017-06-15 18:29:23 +03007989 u8 reserved_at_0[0x7b];
7990 u8 pcie_outbound_stalled[0x1];
Eran Ben Elishaefae7f72017-05-12 02:47:02 +03007991 u8 tx_overflow_buffer_pkt[0x1];
Eugenia Emantayevfa367682017-05-25 16:09:34 +03007992 u8 mtpps_enh_out_per_adj[0x1];
7993 u8 mtpps_fs[0x1];
Gal Pressmancfdcbcea2016-12-08 15:52:00 +02007994 u8 pcie_performance_group[0x1];
7995};
7996
Or Gerlitz0ab87742017-06-11 15:25:38 +03007997struct mlx5_ifc_mcam_access_reg_bits {
7998 u8 reserved_at_0[0x1c];
7999 u8 mcda[0x1];
8000 u8 mcc[0x1];
8001 u8 mcqi[0x1];
8002 u8 reserved_at_1f[0x1];
8003
8004 u8 regs_95_to_64[0x20];
8005 u8 regs_63_to_32[0x20];
8006 u8 regs_31_to_0[0x20];
8007};
8008
Gal Pressmancfdcbcea2016-12-08 15:52:00 +02008009struct mlx5_ifc_mcam_reg_bits {
8010 u8 reserved_at_0[0x8];
8011 u8 feature_group[0x8];
8012 u8 reserved_at_10[0x8];
8013 u8 access_reg_group[0x8];
8014
8015 u8 reserved_at_20[0x20];
8016
8017 union {
Or Gerlitz0ab87742017-06-11 15:25:38 +03008018 struct mlx5_ifc_mcam_access_reg_bits access_regs;
Gal Pressmancfdcbcea2016-12-08 15:52:00 +02008019 u8 reserved_at_0[0x80];
8020 } mng_access_reg_cap_mask;
8021
8022 u8 reserved_at_c0[0x80];
8023
8024 union {
8025 struct mlx5_ifc_mcam_enhanced_features_bits enhanced_features;
8026 u8 reserved_at_0[0x80];
8027 } mng_feature_cap_mask;
8028
8029 u8 reserved_at_1c0[0x80];
8030};
8031
Huy Nguyenc02762e2017-07-18 16:03:17 -05008032struct mlx5_ifc_qcam_access_reg_cap_mask {
8033 u8 qcam_access_reg_cap_mask_127_to_20[0x6C];
8034 u8 qpdpm[0x1];
8035 u8 qcam_access_reg_cap_mask_18_to_4[0x0F];
8036 u8 qdpm[0x1];
8037 u8 qpts[0x1];
8038 u8 qcap[0x1];
8039 u8 qcam_access_reg_cap_mask_0[0x1];
8040};
8041
8042struct mlx5_ifc_qcam_qos_feature_cap_mask {
8043 u8 qcam_qos_feature_cap_mask_127_to_1[0x7F];
8044 u8 qpts_trust_both[0x1];
8045};
8046
8047struct mlx5_ifc_qcam_reg_bits {
8048 u8 reserved_at_0[0x8];
8049 u8 feature_group[0x8];
8050 u8 reserved_at_10[0x8];
8051 u8 access_reg_group[0x8];
8052 u8 reserved_at_20[0x20];
8053
8054 union {
8055 struct mlx5_ifc_qcam_access_reg_cap_mask reg_cap;
8056 u8 reserved_at_0[0x80];
8057 } qos_access_reg_cap_mask;
8058
8059 u8 reserved_at_c0[0x80];
8060
8061 union {
8062 struct mlx5_ifc_qcam_qos_feature_cap_mask feature_cap;
8063 u8 reserved_at_0[0x80];
8064 } qos_feature_cap_mask;
8065
8066 u8 reserved_at_1c0[0x80];
8067};
8068
Saeed Mahameede2816822015-05-28 22:28:40 +03008069struct mlx5_ifc_pcap_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008070 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03008071 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008072 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03008073
8074 u8 port_capability_mask[4][0x20];
8075};
8076
8077struct mlx5_ifc_paos_reg_bits {
8078 u8 swid[0x8];
8079 u8 local_port[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008080 u8 reserved_at_10[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03008081 u8 admin_status[0x4];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008082 u8 reserved_at_18[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03008083 u8 oper_status[0x4];
8084
8085 u8 ase[0x1];
8086 u8 ee[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008087 u8 reserved_at_22[0x1c];
Saeed Mahameede2816822015-05-28 22:28:40 +03008088 u8 e[0x2];
8089
Matan Barakb4ff3a32016-02-09 14:57:42 +02008090 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03008091};
8092
8093struct mlx5_ifc_pamp_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008094 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03008095 u8 opamp_group[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008096 u8 reserved_at_10[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03008097 u8 opamp_group_type[0x4];
8098
8099 u8 start_index[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008100 u8 reserved_at_30[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03008101 u8 num_of_indices[0xc];
8102
8103 u8 index_data[18][0x10];
8104};
8105
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03008106struct mlx5_ifc_pcmr_reg_bits {
8107 u8 reserved_at_0[0x8];
8108 u8 local_port[0x8];
8109 u8 reserved_at_10[0x2e];
8110 u8 fcs_cap[0x1];
8111 u8 reserved_at_3f[0x1f];
8112 u8 fcs_chk[0x1];
8113 u8 reserved_at_5f[0x1];
8114};
8115
Saeed Mahameede2816822015-05-28 22:28:40 +03008116struct mlx5_ifc_lane_2_module_mapping_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008117 u8 reserved_at_0[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03008118 u8 rx_lane[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008119 u8 reserved_at_8[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03008120 u8 tx_lane[0x2];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008121 u8 reserved_at_10[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03008122 u8 module[0x8];
8123};
8124
8125struct mlx5_ifc_bufferx_reg_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008126 u8 reserved_at_0[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03008127 u8 lossy[0x1];
8128 u8 epsb[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008129 u8 reserved_at_8[0xc];
Saeed Mahameede2816822015-05-28 22:28:40 +03008130 u8 size[0xc];
8131
8132 u8 xoff_threshold[0x10];
8133 u8 xon_threshold[0x10];
8134};
8135
8136struct mlx5_ifc_set_node_in_bits {
8137 u8 node_description[64][0x8];
8138};
8139
8140struct mlx5_ifc_register_power_settings_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008141 u8 reserved_at_0[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03008142 u8 power_settings_level[0x8];
8143
Matan Barakb4ff3a32016-02-09 14:57:42 +02008144 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03008145};
8146
8147struct mlx5_ifc_register_host_endianness_bits {
8148 u8 he[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008149 u8 reserved_at_1[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03008150
Matan Barakb4ff3a32016-02-09 14:57:42 +02008151 u8 reserved_at_20[0x60];
Saeed Mahameede2816822015-05-28 22:28:40 +03008152};
8153
8154struct mlx5_ifc_umr_pointer_desc_argument_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008155 u8 reserved_at_0[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03008156
8157 u8 mkey[0x20];
8158
8159 u8 addressh_63_32[0x20];
8160
8161 u8 addressl_31_0[0x20];
8162};
8163
8164struct mlx5_ifc_ud_adrs_vector_bits {
8165 u8 dc_key[0x40];
8166
8167 u8 ext[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008168 u8 reserved_at_41[0x7];
Saeed Mahameede2816822015-05-28 22:28:40 +03008169 u8 destination_qp_dct[0x18];
8170
8171 u8 static_rate[0x4];
8172 u8 sl_eth_prio[0x4];
8173 u8 fl[0x1];
8174 u8 mlid[0x7];
8175 u8 rlid_udp_sport[0x10];
8176
Matan Barakb4ff3a32016-02-09 14:57:42 +02008177 u8 reserved_at_80[0x20];
Saeed Mahameede2816822015-05-28 22:28:40 +03008178
8179 u8 rmac_47_16[0x20];
8180
8181 u8 rmac_15_0[0x10];
8182 u8 tclass[0x8];
8183 u8 hop_limit[0x8];
8184
Matan Barakb4ff3a32016-02-09 14:57:42 +02008185 u8 reserved_at_e0[0x1];
Saeed Mahameede2816822015-05-28 22:28:40 +03008186 u8 grh[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008187 u8 reserved_at_e2[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03008188 u8 src_addr_index[0x8];
8189 u8 flow_label[0x14];
8190
8191 u8 rgid_rip[16][0x8];
8192};
8193
8194struct mlx5_ifc_pages_req_event_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008195 u8 reserved_at_0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03008196 u8 function_id[0x10];
8197
8198 u8 num_pages[0x20];
8199
Matan Barakb4ff3a32016-02-09 14:57:42 +02008200 u8 reserved_at_40[0xa0];
Saeed Mahameede2816822015-05-28 22:28:40 +03008201};
8202
8203struct mlx5_ifc_eqe_bits {
Matan Barakb4ff3a32016-02-09 14:57:42 +02008204 u8 reserved_at_0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03008205 u8 event_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008206 u8 reserved_at_10[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03008207 u8 event_sub_type[0x8];
8208
Matan Barakb4ff3a32016-02-09 14:57:42 +02008209 u8 reserved_at_20[0xe0];
Saeed Mahameede2816822015-05-28 22:28:40 +03008210
8211 union mlx5_ifc_event_auto_bits event_data;
8212
Matan Barakb4ff3a32016-02-09 14:57:42 +02008213 u8 reserved_at_1e0[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03008214 u8 signature[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008215 u8 reserved_at_1f8[0x7];
Saeed Mahameede2816822015-05-28 22:28:40 +03008216 u8 owner[0x1];
8217};
8218
8219enum {
8220 MLX5_CMD_QUEUE_ENTRY_TYPE_PCIE_CMD_IF_TRANSPORT = 0x7,
8221};
8222
8223struct mlx5_ifc_cmd_queue_entry_bits {
8224 u8 type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008225 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03008226
8227 u8 input_length[0x20];
8228
8229 u8 input_mailbox_pointer_63_32[0x20];
8230
8231 u8 input_mailbox_pointer_31_9[0x17];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008232 u8 reserved_at_77[0x9];
Saeed Mahameede2816822015-05-28 22:28:40 +03008233
8234 u8 command_input_inline_data[16][0x8];
8235
8236 u8 command_output_inline_data[16][0x8];
8237
8238 u8 output_mailbox_pointer_63_32[0x20];
8239
8240 u8 output_mailbox_pointer_31_9[0x17];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008241 u8 reserved_at_1b7[0x9];
Saeed Mahameede2816822015-05-28 22:28:40 +03008242
8243 u8 output_length[0x20];
8244
8245 u8 token[0x8];
8246 u8 signature[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008247 u8 reserved_at_1f0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03008248 u8 status[0x7];
8249 u8 ownership[0x1];
8250};
8251
8252struct mlx5_ifc_cmd_out_bits {
8253 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008254 u8 reserved_at_8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03008255
8256 u8 syndrome[0x20];
8257
8258 u8 command_output[0x20];
8259};
8260
8261struct mlx5_ifc_cmd_in_bits {
8262 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008263 u8 reserved_at_10[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03008264
Matan Barakb4ff3a32016-02-09 14:57:42 +02008265 u8 reserved_at_20[0x10];
Saeed Mahameede2816822015-05-28 22:28:40 +03008266 u8 op_mod[0x10];
8267
8268 u8 command[0][0x20];
8269};
8270
8271struct mlx5_ifc_cmd_if_box_bits {
8272 u8 mailbox_data[512][0x8];
8273
Matan Barakb4ff3a32016-02-09 14:57:42 +02008274 u8 reserved_at_1000[0x180];
Saeed Mahameede2816822015-05-28 22:28:40 +03008275
8276 u8 next_pointer_63_32[0x20];
8277
8278 u8 next_pointer_31_10[0x16];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008279 u8 reserved_at_11b6[0xa];
Saeed Mahameede2816822015-05-28 22:28:40 +03008280
8281 u8 block_number[0x20];
8282
Matan Barakb4ff3a32016-02-09 14:57:42 +02008283 u8 reserved_at_11e0[0x8];
Saeed Mahameede2816822015-05-28 22:28:40 +03008284 u8 token[0x8];
8285 u8 ctrl_signature[0x8];
8286 u8 signature[0x8];
8287};
8288
8289struct mlx5_ifc_mtt_bits {
8290 u8 ptag_63_32[0x20];
8291
8292 u8 ptag_31_8[0x18];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008293 u8 reserved_at_38[0x6];
Saeed Mahameede2816822015-05-28 22:28:40 +03008294 u8 wr_en[0x1];
8295 u8 rd_en[0x1];
8296};
8297
Tariq Toukan928cfe82016-02-22 18:17:29 +02008298struct mlx5_ifc_query_wol_rol_out_bits {
8299 u8 status[0x8];
8300 u8 reserved_at_8[0x18];
8301
8302 u8 syndrome[0x20];
8303
8304 u8 reserved_at_40[0x10];
8305 u8 rol_mode[0x8];
8306 u8 wol_mode[0x8];
8307
8308 u8 reserved_at_60[0x20];
8309};
8310
8311struct mlx5_ifc_query_wol_rol_in_bits {
8312 u8 opcode[0x10];
8313 u8 reserved_at_10[0x10];
8314
8315 u8 reserved_at_20[0x10];
8316 u8 op_mod[0x10];
8317
8318 u8 reserved_at_40[0x40];
8319};
8320
8321struct mlx5_ifc_set_wol_rol_out_bits {
8322 u8 status[0x8];
8323 u8 reserved_at_8[0x18];
8324
8325 u8 syndrome[0x20];
8326
8327 u8 reserved_at_40[0x40];
8328};
8329
8330struct mlx5_ifc_set_wol_rol_in_bits {
8331 u8 opcode[0x10];
8332 u8 reserved_at_10[0x10];
8333
8334 u8 reserved_at_20[0x10];
8335 u8 op_mod[0x10];
8336
8337 u8 rol_mode_valid[0x1];
8338 u8 wol_mode_valid[0x1];
8339 u8 reserved_at_42[0xe];
8340 u8 rol_mode[0x8];
8341 u8 wol_mode[0x8];
8342
8343 u8 reserved_at_60[0x20];
8344};
8345
Saeed Mahameede2816822015-05-28 22:28:40 +03008346enum {
8347 MLX5_INITIAL_SEG_NIC_INTERFACE_FULL_DRIVER = 0x0,
8348 MLX5_INITIAL_SEG_NIC_INTERFACE_DISABLED = 0x1,
8349 MLX5_INITIAL_SEG_NIC_INTERFACE_NO_DRAM_NIC = 0x2,
8350};
8351
8352enum {
8353 MLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_FULL_DRIVER = 0x0,
8354 MLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_DISABLED = 0x1,
8355 MLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_NO_DRAM_NIC = 0x2,
8356};
8357
8358enum {
8359 MLX5_INITIAL_SEG_HEALTH_SYNDROME_FW_INTERNAL_ERR = 0x1,
8360 MLX5_INITIAL_SEG_HEALTH_SYNDROME_DEAD_IRISC = 0x7,
8361 MLX5_INITIAL_SEG_HEALTH_SYNDROME_HW_FATAL_ERR = 0x8,
8362 MLX5_INITIAL_SEG_HEALTH_SYNDROME_FW_CRC_ERR = 0x9,
8363 MLX5_INITIAL_SEG_HEALTH_SYNDROME_ICM_FETCH_PCI_ERR = 0xa,
8364 MLX5_INITIAL_SEG_HEALTH_SYNDROME_ICM_PAGE_ERR = 0xb,
8365 MLX5_INITIAL_SEG_HEALTH_SYNDROME_ASYNCHRONOUS_EQ_BUF_OVERRUN = 0xc,
8366 MLX5_INITIAL_SEG_HEALTH_SYNDROME_EQ_IN_ERR = 0xd,
8367 MLX5_INITIAL_SEG_HEALTH_SYNDROME_EQ_INV = 0xe,
8368 MLX5_INITIAL_SEG_HEALTH_SYNDROME_FFSER_ERR = 0xf,
8369 MLX5_INITIAL_SEG_HEALTH_SYNDROME_HIGH_TEMP_ERR = 0x10,
8370};
8371
8372struct mlx5_ifc_initial_seg_bits {
8373 u8 fw_rev_minor[0x10];
8374 u8 fw_rev_major[0x10];
8375
8376 u8 cmd_interface_rev[0x10];
8377 u8 fw_rev_subminor[0x10];
8378
Matan Barakb4ff3a32016-02-09 14:57:42 +02008379 u8 reserved_at_40[0x40];
Saeed Mahameede2816822015-05-28 22:28:40 +03008380
8381 u8 cmdq_phy_addr_63_32[0x20];
8382
8383 u8 cmdq_phy_addr_31_12[0x14];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008384 u8 reserved_at_b4[0x2];
Saeed Mahameede2816822015-05-28 22:28:40 +03008385 u8 nic_interface[0x2];
8386 u8 log_cmdq_size[0x4];
8387 u8 log_cmdq_stride[0x4];
8388
8389 u8 command_doorbell_vector[0x20];
8390
Matan Barakb4ff3a32016-02-09 14:57:42 +02008391 u8 reserved_at_e0[0xf00];
Saeed Mahameede2816822015-05-28 22:28:40 +03008392
8393 u8 initializing[0x1];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008394 u8 reserved_at_fe1[0x4];
Saeed Mahameede2816822015-05-28 22:28:40 +03008395 u8 nic_interface_supported[0x3];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008396 u8 reserved_at_fe8[0x18];
Saeed Mahameede2816822015-05-28 22:28:40 +03008397
8398 struct mlx5_ifc_health_buffer_bits health_buffer;
8399
8400 u8 no_dram_nic_offset[0x20];
8401
Matan Barakb4ff3a32016-02-09 14:57:42 +02008402 u8 reserved_at_1220[0x6e40];
Saeed Mahameede2816822015-05-28 22:28:40 +03008403
Matan Barakb4ff3a32016-02-09 14:57:42 +02008404 u8 reserved_at_8060[0x1f];
Saeed Mahameede2816822015-05-28 22:28:40 +03008405 u8 clear_int[0x1];
8406
8407 u8 health_syndrome[0x8];
8408 u8 health_counter[0x18];
8409
Matan Barakb4ff3a32016-02-09 14:57:42 +02008410 u8 reserved_at_80a0[0x17fc0];
Saeed Mahameede2816822015-05-28 22:28:40 +03008411};
8412
Eugenia Emantayevf9a1ef72016-10-10 16:05:53 +03008413struct mlx5_ifc_mtpps_reg_bits {
8414 u8 reserved_at_0[0xc];
8415 u8 cap_number_of_pps_pins[0x4];
8416 u8 reserved_at_10[0x4];
8417 u8 cap_max_num_of_pps_in_pins[0x4];
8418 u8 reserved_at_18[0x4];
8419 u8 cap_max_num_of_pps_out_pins[0x4];
8420
8421 u8 reserved_at_20[0x24];
8422 u8 cap_pin_3_mode[0x4];
8423 u8 reserved_at_48[0x4];
8424 u8 cap_pin_2_mode[0x4];
8425 u8 reserved_at_50[0x4];
8426 u8 cap_pin_1_mode[0x4];
8427 u8 reserved_at_58[0x4];
8428 u8 cap_pin_0_mode[0x4];
8429
8430 u8 reserved_at_60[0x4];
8431 u8 cap_pin_7_mode[0x4];
8432 u8 reserved_at_68[0x4];
8433 u8 cap_pin_6_mode[0x4];
8434 u8 reserved_at_70[0x4];
8435 u8 cap_pin_5_mode[0x4];
8436 u8 reserved_at_78[0x4];
8437 u8 cap_pin_4_mode[0x4];
8438
Eugenia Emantayevfa367682017-05-25 16:09:34 +03008439 u8 field_select[0x20];
8440 u8 reserved_at_a0[0x60];
Eugenia Emantayevf9a1ef72016-10-10 16:05:53 +03008441
8442 u8 enable[0x1];
8443 u8 reserved_at_101[0xb];
8444 u8 pattern[0x4];
8445 u8 reserved_at_110[0x4];
8446 u8 pin_mode[0x4];
8447 u8 pin[0x8];
8448
8449 u8 reserved_at_120[0x20];
8450
8451 u8 time_stamp[0x40];
8452
8453 u8 out_pulse_duration[0x10];
8454 u8 out_periodic_adjustment[0x10];
Eugenia Emantayevfa367682017-05-25 16:09:34 +03008455 u8 enhanced_out_periodic_adjustment[0x20];
Eugenia Emantayevf9a1ef72016-10-10 16:05:53 +03008456
Eugenia Emantayevfa367682017-05-25 16:09:34 +03008457 u8 reserved_at_1c0[0x20];
Eugenia Emantayevf9a1ef72016-10-10 16:05:53 +03008458};
8459
8460struct mlx5_ifc_mtppse_reg_bits {
8461 u8 reserved_at_0[0x18];
8462 u8 pin[0x8];
8463 u8 event_arm[0x1];
8464 u8 reserved_at_21[0x1b];
8465 u8 event_generation_mode[0x4];
8466 u8 reserved_at_40[0x40];
8467};
8468
Or Gerlitz47176282017-04-18 13:35:39 +03008469struct mlx5_ifc_mcqi_cap_bits {
8470 u8 supported_info_bitmask[0x20];
8471
8472 u8 component_size[0x20];
8473
8474 u8 max_component_size[0x20];
8475
8476 u8 log_mcda_word_size[0x4];
8477 u8 reserved_at_64[0xc];
8478 u8 mcda_max_write_size[0x10];
8479
8480 u8 rd_en[0x1];
8481 u8 reserved_at_81[0x1];
8482 u8 match_chip_id[0x1];
8483 u8 match_psid[0x1];
8484 u8 check_user_timestamp[0x1];
8485 u8 match_base_guid_mac[0x1];
8486 u8 reserved_at_86[0x1a];
8487};
8488
8489struct mlx5_ifc_mcqi_reg_bits {
8490 u8 read_pending_component[0x1];
8491 u8 reserved_at_1[0xf];
8492 u8 component_index[0x10];
8493
8494 u8 reserved_at_20[0x20];
8495
8496 u8 reserved_at_40[0x1b];
8497 u8 info_type[0x5];
8498
8499 u8 info_size[0x20];
8500
8501 u8 offset[0x20];
8502
8503 u8 reserved_at_a0[0x10];
8504 u8 data_size[0x10];
8505
8506 u8 data[0][0x20];
8507};
8508
8509struct mlx5_ifc_mcc_reg_bits {
8510 u8 reserved_at_0[0x4];
8511 u8 time_elapsed_since_last_cmd[0xc];
8512 u8 reserved_at_10[0x8];
8513 u8 instruction[0x8];
8514
8515 u8 reserved_at_20[0x10];
8516 u8 component_index[0x10];
8517
8518 u8 reserved_at_40[0x8];
8519 u8 update_handle[0x18];
8520
8521 u8 handle_owner_type[0x4];
8522 u8 handle_owner_host_id[0x4];
8523 u8 reserved_at_68[0x1];
8524 u8 control_progress[0x7];
8525 u8 error_code[0x8];
8526 u8 reserved_at_78[0x4];
8527 u8 control_state[0x4];
8528
8529 u8 component_size[0x20];
8530
8531 u8 reserved_at_a0[0x60];
8532};
8533
8534struct mlx5_ifc_mcda_reg_bits {
8535 u8 reserved_at_0[0x8];
8536 u8 update_handle[0x18];
8537
8538 u8 offset[0x20];
8539
8540 u8 reserved_at_40[0x10];
8541 u8 size[0x10];
8542
8543 u8 reserved_at_60[0x20];
8544
8545 u8 data[0][0x20];
8546};
8547
Saeed Mahameede2816822015-05-28 22:28:40 +03008548union mlx5_ifc_ports_control_registers_document_bits {
8549 struct mlx5_ifc_bufferx_reg_bits bufferx_reg;
8550 struct mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits eth_2819_cntrs_grp_data_layout;
8551 struct mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits eth_2863_cntrs_grp_data_layout;
8552 struct mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits eth_3635_cntrs_grp_data_layout;
8553 struct mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits eth_802_3_cntrs_grp_data_layout;
8554 struct mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits eth_extended_cntrs_grp_data_layout;
8555 struct mlx5_ifc_eth_per_prio_grp_data_layout_bits eth_per_prio_grp_data_layout;
8556 struct mlx5_ifc_eth_per_traffic_grp_data_layout_bits eth_per_traffic_grp_data_layout;
8557 struct mlx5_ifc_lane_2_module_mapping_bits lane_2_module_mapping;
8558 struct mlx5_ifc_pamp_reg_bits pamp_reg;
8559 struct mlx5_ifc_paos_reg_bits paos_reg;
8560 struct mlx5_ifc_pcap_reg_bits pcap_reg;
8561 struct mlx5_ifc_peir_reg_bits peir_reg;
8562 struct mlx5_ifc_pelc_reg_bits pelc_reg;
8563 struct mlx5_ifc_pfcc_reg_bits pfcc_reg;
Meny Yossefi1c64bf62016-02-18 18:15:00 +02008564 struct mlx5_ifc_ib_port_cntrs_grp_data_layout_bits ib_port_cntrs_grp_data_layout;
Saeed Mahameede2816822015-05-28 22:28:40 +03008565 struct mlx5_ifc_phys_layer_cntrs_bits phys_layer_cntrs;
8566 struct mlx5_ifc_pifr_reg_bits pifr_reg;
8567 struct mlx5_ifc_pipg_reg_bits pipg_reg;
8568 struct mlx5_ifc_plbf_reg_bits plbf_reg;
8569 struct mlx5_ifc_plib_reg_bits plib_reg;
8570 struct mlx5_ifc_plpc_reg_bits plpc_reg;
8571 struct mlx5_ifc_pmaos_reg_bits pmaos_reg;
8572 struct mlx5_ifc_pmlp_reg_bits pmlp_reg;
8573 struct mlx5_ifc_pmlpn_reg_bits pmlpn_reg;
8574 struct mlx5_ifc_pmpc_reg_bits pmpc_reg;
8575 struct mlx5_ifc_pmpe_reg_bits pmpe_reg;
8576 struct mlx5_ifc_pmpr_reg_bits pmpr_reg;
8577 struct mlx5_ifc_pmtu_reg_bits pmtu_reg;
8578 struct mlx5_ifc_ppad_reg_bits ppad_reg;
8579 struct mlx5_ifc_ppcnt_reg_bits ppcnt_reg;
Gal Pressman8ed1a632016-11-17 13:46:01 +02008580 struct mlx5_ifc_mpcnt_reg_bits mpcnt_reg;
Saeed Mahameede2816822015-05-28 22:28:40 +03008581 struct mlx5_ifc_pplm_reg_bits pplm_reg;
8582 struct mlx5_ifc_pplr_reg_bits pplr_reg;
8583 struct mlx5_ifc_ppsc_reg_bits ppsc_reg;
8584 struct mlx5_ifc_pqdr_reg_bits pqdr_reg;
8585 struct mlx5_ifc_pspa_reg_bits pspa_reg;
8586 struct mlx5_ifc_ptas_reg_bits ptas_reg;
8587 struct mlx5_ifc_ptys_reg_bits ptys_reg;
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03008588 struct mlx5_ifc_mlcr_reg_bits mlcr_reg;
Saeed Mahameede2816822015-05-28 22:28:40 +03008589 struct mlx5_ifc_pude_reg_bits pude_reg;
8590 struct mlx5_ifc_pvlc_reg_bits pvlc_reg;
8591 struct mlx5_ifc_slrg_reg_bits slrg_reg;
8592 struct mlx5_ifc_sltp_reg_bits sltp_reg;
Eugenia Emantayevf9a1ef72016-10-10 16:05:53 +03008593 struct mlx5_ifc_mtpps_reg_bits mtpps_reg;
8594 struct mlx5_ifc_mtppse_reg_bits mtppse_reg;
Ilan Tayaria9956d32017-04-18 13:10:41 +03008595 struct mlx5_ifc_fpga_access_reg_bits fpga_access_reg;
Ilan Tayarie29341f2017-03-13 20:05:45 +02008596 struct mlx5_ifc_fpga_ctrl_bits fpga_ctrl_bits;
8597 struct mlx5_ifc_fpga_cap_bits fpga_cap_bits;
Or Gerlitz47176282017-04-18 13:35:39 +03008598 struct mlx5_ifc_mcqi_reg_bits mcqi_reg;
8599 struct mlx5_ifc_mcc_reg_bits mcc_reg;
8600 struct mlx5_ifc_mcda_reg_bits mcda_reg;
Matan Barakb4ff3a32016-02-09 14:57:42 +02008601 u8 reserved_at_0[0x60e0];
Saeed Mahameede2816822015-05-28 22:28:40 +03008602};
8603
8604union mlx5_ifc_debug_enhancements_document_bits {
8605 struct mlx5_ifc_health_buffer_bits health_buffer;
Matan Barakb4ff3a32016-02-09 14:57:42 +02008606 u8 reserved_at_0[0x200];
Saeed Mahameede2816822015-05-28 22:28:40 +03008607};
8608
8609union mlx5_ifc_uplink_pci_interface_document_bits {
8610 struct mlx5_ifc_initial_seg_bits initial_seg;
Matan Barakb4ff3a32016-02-09 14:57:42 +02008611 u8 reserved_at_0[0x20060];
Eli Cohenb7755162014-10-02 12:19:44 +03008612};
8613
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008614struct mlx5_ifc_set_flow_table_root_out_bits {
8615 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008616 u8 reserved_at_8[0x18];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008617
8618 u8 syndrome[0x20];
8619
Matan Barakb4ff3a32016-02-09 14:57:42 +02008620 u8 reserved_at_40[0x40];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008621};
8622
8623struct mlx5_ifc_set_flow_table_root_in_bits {
8624 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008625 u8 reserved_at_10[0x10];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008626
Matan Barakb4ff3a32016-02-09 14:57:42 +02008627 u8 reserved_at_20[0x10];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008628 u8 op_mod[0x10];
8629
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03008630 u8 other_vport[0x1];
8631 u8 reserved_at_41[0xf];
8632 u8 vport_number[0x10];
8633
8634 u8 reserved_at_60[0x20];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008635
8636 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008637 u8 reserved_at_88[0x18];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008638
Matan Barakb4ff3a32016-02-09 14:57:42 +02008639 u8 reserved_at_a0[0x8];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008640 u8 table_id[0x18];
8641
Erez Shitrit500a3d02017-04-13 06:36:51 +03008642 u8 reserved_at_c0[0x8];
8643 u8 underlay_qpn[0x18];
8644 u8 reserved_at_e0[0x120];
Maor Gottlieb2cc43b42016-01-11 10:25:59 +02008645};
8646
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008647enum {
Aviv Heller84df61e2016-05-10 13:47:50 +03008648 MLX5_MODIFY_FLOW_TABLE_MISS_TABLE_ID = (1UL << 0),
8649 MLX5_MODIFY_FLOW_TABLE_LAG_NEXT_TABLE_ID = (1UL << 15),
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008650};
8651
8652struct mlx5_ifc_modify_flow_table_out_bits {
8653 u8 status[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008654 u8 reserved_at_8[0x18];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008655
8656 u8 syndrome[0x20];
8657
Matan Barakb4ff3a32016-02-09 14:57:42 +02008658 u8 reserved_at_40[0x40];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008659};
8660
8661struct mlx5_ifc_modify_flow_table_in_bits {
8662 u8 opcode[0x10];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008663 u8 reserved_at_10[0x10];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008664
Matan Barakb4ff3a32016-02-09 14:57:42 +02008665 u8 reserved_at_20[0x10];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008666 u8 op_mod[0x10];
8667
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03008668 u8 other_vport[0x1];
8669 u8 reserved_at_41[0xf];
8670 u8 vport_number[0x10];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008671
Matan Barakb4ff3a32016-02-09 14:57:42 +02008672 u8 reserved_at_60[0x10];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008673 u8 modify_field_select[0x10];
8674
8675 u8 table_type[0x8];
Matan Barakb4ff3a32016-02-09 14:57:42 +02008676 u8 reserved_at_88[0x18];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008677
Matan Barakb4ff3a32016-02-09 14:57:42 +02008678 u8 reserved_at_a0[0x8];
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008679 u8 table_id[0x18];
8680
Maor Gottlieb0c90e9c2017-03-12 11:35:23 +02008681 struct mlx5_ifc_flow_table_context_bits flow_table_context;
Maor Gottlieb34a40e62016-01-11 10:26:00 +02008682};
8683
Saeed Mahameed4f3961e2016-02-22 18:17:25 +02008684struct mlx5_ifc_ets_tcn_config_reg_bits {
8685 u8 g[0x1];
8686 u8 b[0x1];
8687 u8 r[0x1];
8688 u8 reserved_at_3[0x9];
8689 u8 group[0x4];
8690 u8 reserved_at_10[0x9];
8691 u8 bw_allocation[0x7];
8692
8693 u8 reserved_at_20[0xc];
8694 u8 max_bw_units[0x4];
8695 u8 reserved_at_30[0x8];
8696 u8 max_bw_value[0x8];
8697};
8698
8699struct mlx5_ifc_ets_global_config_reg_bits {
8700 u8 reserved_at_0[0x2];
8701 u8 r[0x1];
8702 u8 reserved_at_3[0x1d];
8703
8704 u8 reserved_at_20[0xc];
8705 u8 max_bw_units[0x4];
8706 u8 reserved_at_30[0x8];
8707 u8 max_bw_value[0x8];
8708};
8709
8710struct mlx5_ifc_qetc_reg_bits {
8711 u8 reserved_at_0[0x8];
8712 u8 port_number[0x8];
8713 u8 reserved_at_10[0x30];
8714
8715 struct mlx5_ifc_ets_tcn_config_reg_bits tc_configuration[0x8];
8716 struct mlx5_ifc_ets_global_config_reg_bits global_configuration;
8717};
8718
Huy Nguyen415a64a2017-07-18 16:08:46 -05008719struct mlx5_ifc_qpdpm_dscp_reg_bits {
8720 u8 e[0x1];
8721 u8 reserved_at_01[0x0b];
8722 u8 prio[0x04];
8723};
8724
8725struct mlx5_ifc_qpdpm_reg_bits {
8726 u8 reserved_at_0[0x8];
8727 u8 local_port[0x8];
8728 u8 reserved_at_10[0x10];
8729 struct mlx5_ifc_qpdpm_dscp_reg_bits dscp[64];
8730};
8731
8732struct mlx5_ifc_qpts_reg_bits {
8733 u8 reserved_at_0[0x8];
8734 u8 local_port[0x8];
8735 u8 reserved_at_10[0x2d];
8736 u8 trust_state[0x3];
8737};
8738
Saeed Mahameed4f3961e2016-02-22 18:17:25 +02008739struct mlx5_ifc_qtct_reg_bits {
8740 u8 reserved_at_0[0x8];
8741 u8 port_number[0x8];
8742 u8 reserved_at_10[0xd];
8743 u8 prio[0x3];
8744
8745 u8 reserved_at_20[0x1d];
8746 u8 tclass[0x3];
8747};
8748
Saeed Mahameed7d5e1422016-04-11 23:10:22 +03008749struct mlx5_ifc_mcia_reg_bits {
8750 u8 l[0x1];
8751 u8 reserved_at_1[0x7];
8752 u8 module[0x8];
8753 u8 reserved_at_10[0x8];
8754 u8 status[0x8];
8755
8756 u8 i2c_device_address[0x8];
8757 u8 page_number[0x8];
8758 u8 device_address[0x10];
8759
8760 u8 reserved_at_40[0x10];
8761 u8 size[0x10];
8762
8763 u8 reserved_at_60[0x20];
8764
8765 u8 dword_0[0x20];
8766 u8 dword_1[0x20];
8767 u8 dword_2[0x20];
8768 u8 dword_3[0x20];
8769 u8 dword_4[0x20];
8770 u8 dword_5[0x20];
8771 u8 dword_6[0x20];
8772 u8 dword_7[0x20];
8773 u8 dword_8[0x20];
8774 u8 dword_9[0x20];
8775 u8 dword_10[0x20];
8776 u8 dword_11[0x20];
8777};
8778
Saeed Mahameed74862162016-06-09 15:11:34 +03008779struct mlx5_ifc_dcbx_param_bits {
8780 u8 dcbx_cee_cap[0x1];
8781 u8 dcbx_ieee_cap[0x1];
8782 u8 dcbx_standby_cap[0x1];
8783 u8 reserved_at_0[0x5];
8784 u8 port_number[0x8];
8785 u8 reserved_at_10[0xa];
8786 u8 max_application_table_size[6];
8787 u8 reserved_at_20[0x15];
8788 u8 version_oper[0x3];
8789 u8 reserved_at_38[5];
8790 u8 version_admin[0x3];
8791 u8 willing_admin[0x1];
8792 u8 reserved_at_41[0x3];
8793 u8 pfc_cap_oper[0x4];
8794 u8 reserved_at_48[0x4];
8795 u8 pfc_cap_admin[0x4];
8796 u8 reserved_at_50[0x4];
8797 u8 num_of_tc_oper[0x4];
8798 u8 reserved_at_58[0x4];
8799 u8 num_of_tc_admin[0x4];
8800 u8 remote_willing[0x1];
8801 u8 reserved_at_61[3];
8802 u8 remote_pfc_cap[4];
8803 u8 reserved_at_68[0x14];
8804 u8 remote_num_of_tc[0x4];
8805 u8 reserved_at_80[0x18];
8806 u8 error[0x8];
8807 u8 reserved_at_a0[0x160];
8808};
Aviv Heller84df61e2016-05-10 13:47:50 +03008809
8810struct mlx5_ifc_lagc_bits {
8811 u8 reserved_at_0[0x1d];
8812 u8 lag_state[0x3];
8813
8814 u8 reserved_at_20[0x14];
8815 u8 tx_remap_affinity_2[0x4];
8816 u8 reserved_at_38[0x4];
8817 u8 tx_remap_affinity_1[0x4];
8818};
8819
8820struct mlx5_ifc_create_lag_out_bits {
8821 u8 status[0x8];
8822 u8 reserved_at_8[0x18];
8823
8824 u8 syndrome[0x20];
8825
8826 u8 reserved_at_40[0x40];
8827};
8828
8829struct mlx5_ifc_create_lag_in_bits {
8830 u8 opcode[0x10];
8831 u8 reserved_at_10[0x10];
8832
8833 u8 reserved_at_20[0x10];
8834 u8 op_mod[0x10];
8835
8836 struct mlx5_ifc_lagc_bits ctx;
8837};
8838
8839struct mlx5_ifc_modify_lag_out_bits {
8840 u8 status[0x8];
8841 u8 reserved_at_8[0x18];
8842
8843 u8 syndrome[0x20];
8844
8845 u8 reserved_at_40[0x40];
8846};
8847
8848struct mlx5_ifc_modify_lag_in_bits {
8849 u8 opcode[0x10];
8850 u8 reserved_at_10[0x10];
8851
8852 u8 reserved_at_20[0x10];
8853 u8 op_mod[0x10];
8854
8855 u8 reserved_at_40[0x20];
8856 u8 field_select[0x20];
8857
8858 struct mlx5_ifc_lagc_bits ctx;
8859};
8860
8861struct mlx5_ifc_query_lag_out_bits {
8862 u8 status[0x8];
8863 u8 reserved_at_8[0x18];
8864
8865 u8 syndrome[0x20];
8866
8867 u8 reserved_at_40[0x40];
8868
8869 struct mlx5_ifc_lagc_bits ctx;
8870};
8871
8872struct mlx5_ifc_query_lag_in_bits {
8873 u8 opcode[0x10];
8874 u8 reserved_at_10[0x10];
8875
8876 u8 reserved_at_20[0x10];
8877 u8 op_mod[0x10];
8878
8879 u8 reserved_at_40[0x40];
8880};
8881
8882struct mlx5_ifc_destroy_lag_out_bits {
8883 u8 status[0x8];
8884 u8 reserved_at_8[0x18];
8885
8886 u8 syndrome[0x20];
8887
8888 u8 reserved_at_40[0x40];
8889};
8890
8891struct mlx5_ifc_destroy_lag_in_bits {
8892 u8 opcode[0x10];
8893 u8 reserved_at_10[0x10];
8894
8895 u8 reserved_at_20[0x10];
8896 u8 op_mod[0x10];
8897
8898 u8 reserved_at_40[0x40];
8899};
8900
8901struct mlx5_ifc_create_vport_lag_out_bits {
8902 u8 status[0x8];
8903 u8 reserved_at_8[0x18];
8904
8905 u8 syndrome[0x20];
8906
8907 u8 reserved_at_40[0x40];
8908};
8909
8910struct mlx5_ifc_create_vport_lag_in_bits {
8911 u8 opcode[0x10];
8912 u8 reserved_at_10[0x10];
8913
8914 u8 reserved_at_20[0x10];
8915 u8 op_mod[0x10];
8916
8917 u8 reserved_at_40[0x40];
8918};
8919
8920struct mlx5_ifc_destroy_vport_lag_out_bits {
8921 u8 status[0x8];
8922 u8 reserved_at_8[0x18];
8923
8924 u8 syndrome[0x20];
8925
8926 u8 reserved_at_40[0x40];
8927};
8928
8929struct mlx5_ifc_destroy_vport_lag_in_bits {
8930 u8 opcode[0x10];
8931 u8 reserved_at_10[0x10];
8932
8933 u8 reserved_at_20[0x10];
8934 u8 op_mod[0x10];
8935
8936 u8 reserved_at_40[0x40];
8937};
8938
Eli Cohend29b7962014-10-02 12:19:43 +03008939#endif /* MLX5_IFC_H */