blob: a71fad2ed5d6e4f4ccd7ade5133d3d2da8ef904d [file] [log] [blame]
Johannes Berg8ca151b2013-01-24 14:25:36 +01001/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +02008 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8b4139d2014-07-24 14:05:26 +02009 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
Johannes Berg8ca151b2013-01-24 14:25:36 +010010 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of version 2 of the GNU General Public License as
13 * published by the Free Software Foundation.
14 *
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
23 * USA
24 *
25 * The full GNU General Public License is included in this distribution
Emmanuel Grumbach410dc5a2013-02-18 09:22:28 +020026 * in the file called COPYING.
Johannes Berg8ca151b2013-01-24 14:25:36 +010027 *
28 * Contact Information:
29 * Intel Linux Wireless <ilw@linux.intel.com>
30 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
31 *
32 * BSD LICENSE
33 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +020034 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8b4139d2014-07-24 14:05:26 +020035 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
Johannes Berg8ca151b2013-01-24 14:25:36 +010036 * All rights reserved.
37 *
38 * Redistribution and use in source and binary forms, with or without
39 * modification, are permitted provided that the following conditions
40 * are met:
41 *
42 * * Redistributions of source code must retain the above copyright
43 * notice, this list of conditions and the following disclaimer.
44 * * Redistributions in binary form must reproduce the above copyright
45 * notice, this list of conditions and the following disclaimer in
46 * the documentation and/or other materials provided with the
47 * distribution.
48 * * Neither the name Intel Corporation nor the names of its
49 * contributors may be used to endorse or promote products derived
50 * from this software without specific prior written permission.
51 *
52 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
53 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
54 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
55 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
56 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
57 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
58 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
59 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
60 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
61 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
62 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
63 *
64 *****************************************************************************/
65
66#ifndef __fw_api_h__
67#define __fw_api_h__
68
69#include "fw-api-rs.h"
70#include "fw-api-tx.h"
71#include "fw-api-sta.h"
72#include "fw-api-mac.h"
73#include "fw-api-power.h"
74#include "fw-api-d3.h"
Emmanuel Grumbach5b7ff612014-03-11 19:27:45 +020075#include "fw-api-coex.h"
Haim Dreyfusse820c2d2014-04-06 11:19:09 +030076#include "fw-api-scan.h"
Johannes Berg8ca151b2013-01-24 14:25:36 +010077
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020078/* Tx queue numbers */
Johannes Berg8ca151b2013-01-24 14:25:36 +010079enum {
80 IWL_MVM_OFFCHANNEL_QUEUE = 8,
81 IWL_MVM_CMD_QUEUE = 9,
Johannes Berg8ca151b2013-01-24 14:25:36 +010082};
83
Johannes Bergb2d81db2014-08-01 20:48:25 +020084enum iwl_mvm_tx_fifo {
85 IWL_MVM_TX_FIFO_BK = 0,
86 IWL_MVM_TX_FIFO_BE,
87 IWL_MVM_TX_FIFO_VI,
88 IWL_MVM_TX_FIFO_VO,
89 IWL_MVM_TX_FIFO_MCAST = 5,
90 IWL_MVM_TX_FIFO_CMD = 7,
91};
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020092
Johannes Berg8ca151b2013-01-24 14:25:36 +010093#define IWL_MVM_STATION_COUNT 16
94
Arik Nemtsovcf7b4912014-05-15 11:44:40 +030095#define IWL_MVM_TDLS_STA_COUNT 4
96
Johannes Berg8ca151b2013-01-24 14:25:36 +010097/* commands */
98enum {
99 MVM_ALIVE = 0x1,
100 REPLY_ERROR = 0x2,
101
102 INIT_COMPLETE_NOTIF = 0x4,
103
104 /* PHY context commands */
105 PHY_CONTEXT_CMD = 0x8,
106 DBG_CFG = 0x9,
Emmanuel Grumbachb9fae2d2014-02-17 11:24:10 +0200107 ANTENNA_COUPLING_NOTIFICATION = 0xa,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100108
David Spinadeld2496222014-05-20 12:46:37 +0300109 /* UMAC scan commands */
110 SCAN_CFG_CMD = 0xc,
111 SCAN_REQ_UMAC = 0xd,
112 SCAN_ABORT_UMAC = 0xe,
113 SCAN_COMPLETE_UMAC = 0xf,
114
Johannes Berg8ca151b2013-01-24 14:25:36 +0100115 /* station table */
Max Stepanov5a258aa2013-04-07 09:11:21 +0300116 ADD_STA_KEY = 0x17,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100117 ADD_STA = 0x18,
118 REMOVE_STA = 0x19,
119
120 /* TX */
121 TX_CMD = 0x1c,
122 TXPATH_FLUSH = 0x1e,
123 MGMT_MCAST_KEY = 0x1f,
124
Avri Altman3edf8ff2014-07-30 11:41:01 +0300125 /* scheduler config */
126 SCD_QUEUE_CFG = 0x1d,
127
Johannes Berg8ca151b2013-01-24 14:25:36 +0100128 /* global key */
129 WEP_KEY = 0x20,
130
Arik Nemtsov77c5d7e2014-09-11 13:10:08 +0300131 /* TDLS */
132 TDLS_CHANNEL_SWITCH_CMD = 0x27,
133 TDLS_CHANNEL_SWITCH_NOTIFICATION = 0xaa,
134
Johannes Berg8ca151b2013-01-24 14:25:36 +0100135 /* MAC and Binding commands */
136 MAC_CONTEXT_CMD = 0x28,
137 TIME_EVENT_CMD = 0x29, /* both CMD and response */
138 TIME_EVENT_NOTIFICATION = 0x2a,
139 BINDING_CONTEXT_CMD = 0x2b,
140 TIME_QUOTA_CMD = 0x2c,
Johannes Berg4ac6cb52013-08-08 09:30:13 +0200141 NON_QOS_TX_COUNTER_CMD = 0x2d,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100142
143 LQ_CMD = 0x4e,
144
145 /* Calibration */
146 TEMPERATURE_NOTIFICATION = 0x62,
147 CALIBRATION_CFG_CMD = 0x65,
148 CALIBRATION_RES_NOTIFICATION = 0x66,
149 CALIBRATION_COMPLETE_NOTIFICATION = 0x67,
150 RADIO_VERSION_NOTIFICATION = 0x68,
151
152 /* Scan offload */
153 SCAN_OFFLOAD_REQUEST_CMD = 0x51,
154 SCAN_OFFLOAD_ABORT_CMD = 0x52,
Ariej Marjieh720befbf2014-07-07 09:04:58 +0300155 HOT_SPOT_CMD = 0x53,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100156 SCAN_OFFLOAD_COMPLETE = 0x6D,
157 SCAN_OFFLOAD_UPDATE_PROFILES_CMD = 0x6E,
158 SCAN_OFFLOAD_CONFIG_CMD = 0x6f,
David Spinadel35a000b2013-08-28 09:29:43 +0300159 MATCH_FOUND_NOTIFICATION = 0xd9,
David Spinadelfb98be52014-05-04 12:51:10 +0300160 SCAN_ITERATION_COMPLETE = 0xe7,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100161
162 /* Phy */
163 PHY_CONFIGURATION_CMD = 0x6a,
164 CALIB_RES_NOTIF_PHY_DB = 0x6b,
165 /* PHY_DB_CMD = 0x6c, */
166
Alexander Bondare811ada2013-03-10 15:29:44 +0200167 /* Power - legacy power table command */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100168 POWER_TABLE_CMD = 0x77,
Alexander Bondar175a70b2013-04-14 20:59:37 +0300169 PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION = 0x78,
Emmanuel Grumbach9180ac52014-09-23 23:02:41 +0300170 LTR_CONFIG = 0xee,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100171
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +0300172 /* Thermal Throttling*/
173 REPLY_THERMAL_MNG_BACKOFF = 0x7e,
174
Johannes Berg8ca151b2013-01-24 14:25:36 +0100175 /* Scanning */
176 SCAN_REQUEST_CMD = 0x80,
177 SCAN_ABORT_CMD = 0x81,
178 SCAN_START_NOTIFICATION = 0x82,
179 SCAN_RESULTS_NOTIFICATION = 0x83,
180 SCAN_COMPLETE_NOTIFICATION = 0x84,
181
182 /* NVM */
183 NVM_ACCESS_CMD = 0x88,
184
185 SET_CALIB_DEFAULT_CMD = 0x8e,
186
Ilan Peer571765c2013-03-05 15:26:03 +0200187 BEACON_NOTIFICATION = 0x90,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100188 BEACON_TEMPLATE_CMD = 0x91,
189 TX_ANT_CONFIGURATION_CMD = 0x98,
190 STATISTICS_NOTIFICATION = 0x9d,
Johannes Berg3e56ead2013-02-15 22:23:18 +0100191 EOSP_NOTIFICATION = 0x9e,
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300192 REDUCE_TX_POWER_CMD = 0x9f,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100193
194 /* RF-KILL commands and notifications */
195 CARD_STATE_CMD = 0xa0,
196 CARD_STATE_NOTIFICATION = 0xa1,
197
Hila Gonend64048e2013-03-13 18:00:03 +0200198 MISSED_BEACONS_NOTIFICATION = 0xa2,
199
Alexander Bondare811ada2013-03-10 15:29:44 +0200200 /* Power - new power table command */
201 MAC_PM_POWER_TABLE = 0xa9,
202
Johannes Berg8ca151b2013-01-24 14:25:36 +0100203 REPLY_RX_PHY_CMD = 0xc0,
204 REPLY_RX_MPDU_CMD = 0xc1,
205 BA_NOTIF = 0xc5,
206
Matti Gottlieba2d79c52014-08-25 14:41:23 +0300207 MARKER_CMD = 0xcb,
208
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200209 /* BT Coex */
210 BT_COEX_PRIO_TABLE = 0xcc,
211 BT_COEX_PROT_ENV = 0xcd,
212 BT_PROFILE_NOTIFICATION = 0xce,
Emmanuel Grumbach430a3bb2014-04-02 09:55:16 +0300213 BT_CONFIG = 0x9b,
214 BT_COEX_UPDATE_SW_BOOST = 0x5a,
215 BT_COEX_UPDATE_CORUN_LUT = 0x5b,
216 BT_COEX_UPDATE_REDUCED_TXP = 0x5c,
Emmanuel Grumbachdac94da2013-06-18 07:35:27 +0300217 BT_COEX_CI = 0x5d,
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200218
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +0200219 REPLY_SF_CFG_CMD = 0xd1,
Hila Gonen7df15b12012-12-12 11:16:19 +0200220 REPLY_BEACON_FILTERING_CMD = 0xd2,
221
Luciano Coelhoa0a092432014-09-04 12:29:15 +0300222 /* DTS measurements */
223 CMD_DTS_MEASUREMENT_TRIGGER = 0xdc,
224 DTS_MEASUREMENT_NOTIFICATION = 0xdd,
225
Johannes Berg8ca151b2013-01-24 14:25:36 +0100226 REPLY_DEBUG_CMD = 0xf0,
227 DEBUG_LOG_MSG = 0xf7,
228
Eliad Pellerc87163b2014-01-08 10:11:11 +0200229 BCAST_FILTER_CMD = 0xcf,
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +0300230 MCAST_FILTER_CMD = 0xd0,
231
Johannes Berg8ca151b2013-01-24 14:25:36 +0100232 /* D3 commands/notifications */
233 D3_CONFIG_CMD = 0xd3,
234 PROT_OFFLOAD_CONFIG_CMD = 0xd4,
235 OFFLOADS_QUERY_CMD = 0xd5,
236 REMOTE_WAKE_CONFIG_CMD = 0xd6,
Arik Nemtsov98ee7782013-10-02 16:58:09 +0300237 D0I3_END_CMD = 0xed,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100238
239 /* for WoWLAN in particular */
240 WOWLAN_PATTERNS = 0xe0,
241 WOWLAN_CONFIGURATION = 0xe1,
242 WOWLAN_TSC_RSC_PARAM = 0xe2,
243 WOWLAN_TKIP_PARAM = 0xe3,
244 WOWLAN_KEK_KCK_MATERIAL = 0xe4,
245 WOWLAN_GET_STATUSES = 0xe5,
246 WOWLAN_TX_POWER_PER_DB = 0xe6,
247
248 /* and for NetDetect */
249 NET_DETECT_CONFIG_CMD = 0x54,
250 NET_DETECT_PROFILES_QUERY_CMD = 0x56,
251 NET_DETECT_PROFILES_CMD = 0x57,
252 NET_DETECT_HOTSPOTS_CMD = 0x58,
253 NET_DETECT_HOTSPOTS_QUERY_CMD = 0x59,
254
255 REPLY_MAX = 0xff,
256};
257
258/**
259 * struct iwl_cmd_response - generic response struct for most commands
260 * @status: status of the command asked, changes for each one
261 */
262struct iwl_cmd_response {
263 __le32 status;
264};
265
266/*
267 * struct iwl_tx_ant_cfg_cmd
268 * @valid: valid antenna configuration
269 */
270struct iwl_tx_ant_cfg_cmd {
271 __le32 valid;
272} __packed;
273
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300274/**
275 * struct iwl_reduce_tx_power_cmd - TX power reduction command
276 * REDUCE_TX_POWER_CMD = 0x9f
277 * @flags: (reserved for future implementation)
278 * @mac_context_id: id of the mac ctx for which we are reducing TX power.
279 * @pwr_restriction: TX power restriction in dBms.
280 */
281struct iwl_reduce_tx_power_cmd {
282 u8 flags;
283 u8 mac_context_id;
284 __le16 pwr_restriction;
285} __packed; /* TX_REDUCED_POWER_API_S_VER_1 */
286
Johannes Berg8ca151b2013-01-24 14:25:36 +0100287/*
288 * Calibration control struct.
289 * Sent as part of the phy configuration command.
290 * @flow_trigger: bitmap for which calibrations to perform according to
291 * flow triggers.
292 * @event_trigger: bitmap for which calibrations to perform according to
293 * event triggers.
294 */
295struct iwl_calib_ctrl {
296 __le32 flow_trigger;
297 __le32 event_trigger;
298} __packed;
299
300/* This enum defines the bitmap of various calibrations to enable in both
301 * init ucode and runtime ucode through CALIBRATION_CFG_CMD.
302 */
303enum iwl_calib_cfg {
304 IWL_CALIB_CFG_XTAL_IDX = BIT(0),
305 IWL_CALIB_CFG_TEMPERATURE_IDX = BIT(1),
306 IWL_CALIB_CFG_VOLTAGE_READ_IDX = BIT(2),
307 IWL_CALIB_CFG_PAPD_IDX = BIT(3),
308 IWL_CALIB_CFG_TX_PWR_IDX = BIT(4),
309 IWL_CALIB_CFG_DC_IDX = BIT(5),
310 IWL_CALIB_CFG_BB_FILTER_IDX = BIT(6),
311 IWL_CALIB_CFG_LO_LEAKAGE_IDX = BIT(7),
312 IWL_CALIB_CFG_TX_IQ_IDX = BIT(8),
313 IWL_CALIB_CFG_TX_IQ_SKEW_IDX = BIT(9),
314 IWL_CALIB_CFG_RX_IQ_IDX = BIT(10),
315 IWL_CALIB_CFG_RX_IQ_SKEW_IDX = BIT(11),
316 IWL_CALIB_CFG_SENSITIVITY_IDX = BIT(12),
317 IWL_CALIB_CFG_CHAIN_NOISE_IDX = BIT(13),
318 IWL_CALIB_CFG_DISCONNECTED_ANT_IDX = BIT(14),
319 IWL_CALIB_CFG_ANT_COUPLING_IDX = BIT(15),
320 IWL_CALIB_CFG_DAC_IDX = BIT(16),
321 IWL_CALIB_CFG_ABS_IDX = BIT(17),
322 IWL_CALIB_CFG_AGC_IDX = BIT(18),
323};
324
325/*
326 * Phy configuration command.
327 */
328struct iwl_phy_cfg_cmd {
329 __le32 phy_cfg;
330 struct iwl_calib_ctrl calib_control;
331} __packed;
332
333#define PHY_CFG_RADIO_TYPE (BIT(0) | BIT(1))
334#define PHY_CFG_RADIO_STEP (BIT(2) | BIT(3))
335#define PHY_CFG_RADIO_DASH (BIT(4) | BIT(5))
336#define PHY_CFG_PRODUCT_NUMBER (BIT(6) | BIT(7))
337#define PHY_CFG_TX_CHAIN_A BIT(8)
338#define PHY_CFG_TX_CHAIN_B BIT(9)
339#define PHY_CFG_TX_CHAIN_C BIT(10)
340#define PHY_CFG_RX_CHAIN_A BIT(12)
341#define PHY_CFG_RX_CHAIN_B BIT(13)
342#define PHY_CFG_RX_CHAIN_C BIT(14)
343
344
345/* Target of the NVM_ACCESS_CMD */
346enum {
347 NVM_ACCESS_TARGET_CACHE = 0,
348 NVM_ACCESS_TARGET_OTP = 1,
349 NVM_ACCESS_TARGET_EEPROM = 2,
350};
351
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200352/* Section types for NVM_ACCESS_CMD */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100353enum {
Eran Hararyae2b21b2014-01-09 08:08:24 +0200354 NVM_SECTION_TYPE_SW = 1,
Eran Harary77db0a32014-02-04 14:21:38 +0200355 NVM_SECTION_TYPE_REGULATORY = 3,
Eran Hararyae2b21b2014-01-09 08:08:24 +0200356 NVM_SECTION_TYPE_CALIBRATION = 4,
357 NVM_SECTION_TYPE_PRODUCTION = 5,
Eran Harary77db0a32014-02-04 14:21:38 +0200358 NVM_SECTION_TYPE_MAC_OVERRIDE = 11,
359 NVM_MAX_NUM_SECTIONS = 12,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100360};
361
362/**
363 * struct iwl_nvm_access_cmd_ver2 - Request the device to send an NVM section
364 * @op_code: 0 - read, 1 - write
365 * @target: NVM_ACCESS_TARGET_*
366 * @type: NVM_SECTION_TYPE_*
367 * @offset: offset in bytes into the section
368 * @length: in bytes, to read/write
369 * @data: if write operation, the data to write. On read its empty
370 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200371struct iwl_nvm_access_cmd {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100372 u8 op_code;
373 u8 target;
374 __le16 type;
375 __le16 offset;
376 __le16 length;
377 u8 data[];
378} __packed; /* NVM_ACCESS_CMD_API_S_VER_2 */
379
380/**
381 * struct iwl_nvm_access_resp_ver2 - response to NVM_ACCESS_CMD
382 * @offset: offset in bytes into the section
383 * @length: in bytes, either how much was written or read
384 * @type: NVM_SECTION_TYPE_*
385 * @status: 0 for success, fail otherwise
386 * @data: if read operation, the data returned. Empty on write.
387 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200388struct iwl_nvm_access_resp {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100389 __le16 offset;
390 __le16 length;
391 __le16 type;
392 __le16 status;
393 u8 data[];
394} __packed; /* NVM_ACCESS_CMD_RESP_API_S_VER_2 */
395
396/* MVM_ALIVE 0x1 */
397
398/* alive response is_valid values */
399#define ALIVE_RESP_UCODE_OK BIT(0)
400#define ALIVE_RESP_RFKILL BIT(1)
401
402/* alive response ver_type values */
403enum {
404 FW_TYPE_HW = 0,
405 FW_TYPE_PROT = 1,
406 FW_TYPE_AP = 2,
407 FW_TYPE_WOWLAN = 3,
408 FW_TYPE_TIMING = 4,
409 FW_TYPE_WIPAN = 5
410};
411
412/* alive response ver_subtype values */
413enum {
414 FW_SUBTYPE_FULL_FEATURE = 0,
415 FW_SUBTYPE_BOOTSRAP = 1, /* Not valid */
416 FW_SUBTYPE_REDUCED = 2,
417 FW_SUBTYPE_ALIVE_ONLY = 3,
418 FW_SUBTYPE_WOWLAN = 4,
419 FW_SUBTYPE_AP_SUBTYPE = 5,
420 FW_SUBTYPE_WIPAN = 6,
421 FW_SUBTYPE_INITIALIZE = 9
422};
423
424#define IWL_ALIVE_STATUS_ERR 0xDEAD
425#define IWL_ALIVE_STATUS_OK 0xCAFE
426
427#define IWL_ALIVE_FLG_RFKILL BIT(0)
428
429struct mvm_alive_resp {
430 __le16 status;
431 __le16 flags;
432 u8 ucode_minor;
433 u8 ucode_major;
434 __le16 id;
435 u8 api_minor;
436 u8 api_major;
437 u8 ver_subtype;
438 u8 ver_type;
439 u8 mac;
440 u8 opt;
441 __le16 reserved2;
442 __le32 timestamp;
443 __le32 error_event_table_ptr; /* SRAM address for error log */
444 __le32 log_event_table_ptr; /* SRAM address for event log */
445 __le32 cpu_register_ptr;
446 __le32 dbgm_config_ptr;
447 __le32 alive_counter_ptr;
448 __le32 scd_base_ptr; /* SRAM address for SCD */
449} __packed; /* ALIVE_RES_API_S_VER_1 */
450
Eran Harary01a9ca52014-02-03 09:29:57 +0200451struct mvm_alive_resp_ver2 {
452 __le16 status;
453 __le16 flags;
454 u8 ucode_minor;
455 u8 ucode_major;
456 __le16 id;
457 u8 api_minor;
458 u8 api_major;
459 u8 ver_subtype;
460 u8 ver_type;
461 u8 mac;
462 u8 opt;
463 __le16 reserved2;
464 __le32 timestamp;
465 __le32 error_event_table_ptr; /* SRAM address for error log */
466 __le32 log_event_table_ptr; /* SRAM address for LMAC event log */
467 __le32 cpu_register_ptr;
468 __le32 dbgm_config_ptr;
469 __le32 alive_counter_ptr;
470 __le32 scd_base_ptr; /* SRAM address for SCD */
471 __le32 st_fwrd_addr; /* pointer to Store and forward */
472 __le32 st_fwrd_size;
473 u8 umac_minor; /* UMAC version: minor */
474 u8 umac_major; /* UMAC version: major */
475 __le16 umac_id; /* UMAC version: id */
476 __le32 error_info_addr; /* SRAM address for UMAC error log */
477 __le32 dbg_print_buff_addr;
478} __packed; /* ALIVE_RES_API_S_VER_2 */
479
Johannes Berg8ca151b2013-01-24 14:25:36 +0100480/* Error response/notification */
481enum {
482 FW_ERR_UNKNOWN_CMD = 0x0,
483 FW_ERR_INVALID_CMD_PARAM = 0x1,
484 FW_ERR_SERVICE = 0x2,
485 FW_ERR_ARC_MEMORY = 0x3,
486 FW_ERR_ARC_CODE = 0x4,
487 FW_ERR_WATCH_DOG = 0x5,
488 FW_ERR_WEP_GRP_KEY_INDX = 0x10,
489 FW_ERR_WEP_KEY_SIZE = 0x11,
490 FW_ERR_OBSOLETE_FUNC = 0x12,
491 FW_ERR_UNEXPECTED = 0xFE,
492 FW_ERR_FATAL = 0xFF
493};
494
495/**
496 * struct iwl_error_resp - FW error indication
497 * ( REPLY_ERROR = 0x2 )
498 * @error_type: one of FW_ERR_*
499 * @cmd_id: the command ID for which the error occured
500 * @bad_cmd_seq_num: sequence number of the erroneous command
501 * @error_service: which service created the error, applicable only if
502 * error_type = 2, otherwise 0
503 * @timestamp: TSF in usecs.
504 */
505struct iwl_error_resp {
506 __le32 error_type;
507 u8 cmd_id;
508 u8 reserved1;
509 __le16 bad_cmd_seq_num;
510 __le32 error_service;
511 __le64 timestamp;
512} __packed;
513
514
515/* Common PHY, MAC and Bindings definitions */
516
517#define MAX_MACS_IN_BINDING (3)
518#define MAX_BINDINGS (4)
519#define AUX_BINDING_INDEX (3)
520#define MAX_PHYS (4)
521
522/* Used to extract ID and color from the context dword */
523#define FW_CTXT_ID_POS (0)
524#define FW_CTXT_ID_MSK (0xff << FW_CTXT_ID_POS)
525#define FW_CTXT_COLOR_POS (8)
526#define FW_CTXT_COLOR_MSK (0xff << FW_CTXT_COLOR_POS)
527#define FW_CTXT_INVALID (0xffffffff)
528
529#define FW_CMD_ID_AND_COLOR(_id, _color) ((_id << FW_CTXT_ID_POS) |\
530 (_color << FW_CTXT_COLOR_POS))
531
532/* Possible actions on PHYs, MACs and Bindings */
533enum {
534 FW_CTXT_ACTION_STUB = 0,
535 FW_CTXT_ACTION_ADD,
536 FW_CTXT_ACTION_MODIFY,
537 FW_CTXT_ACTION_REMOVE,
538 FW_CTXT_ACTION_NUM
539}; /* COMMON_CONTEXT_ACTION_API_E_VER_1 */
540
541/* Time Events */
542
543/* Time Event types, according to MAC type */
544enum iwl_time_event_type {
545 /* BSS Station Events */
546 TE_BSS_STA_AGGRESSIVE_ASSOC,
547 TE_BSS_STA_ASSOC,
548 TE_BSS_EAP_DHCP_PROT,
549 TE_BSS_QUIET_PERIOD,
550
551 /* P2P Device Events */
552 TE_P2P_DEVICE_DISCOVERABLE,
553 TE_P2P_DEVICE_LISTEN,
554 TE_P2P_DEVICE_ACTION_SCAN,
555 TE_P2P_DEVICE_FULL_SCAN,
556
557 /* P2P Client Events */
558 TE_P2P_CLIENT_AGGRESSIVE_ASSOC,
559 TE_P2P_CLIENT_ASSOC,
560 TE_P2P_CLIENT_QUIET_PERIOD,
561
562 /* P2P GO Events */
563 TE_P2P_GO_ASSOC_PROT,
564 TE_P2P_GO_REPETITIVE_NOA,
565 TE_P2P_GO_CT_WINDOW,
566
567 /* WiDi Sync Events */
568 TE_WIDI_TX_SYNC,
569
Andrei Otcheretianski7f0a7c62014-05-04 11:48:12 +0300570 /* Channel Switch NoA */
Luciano Coelhof991e172014-08-26 16:14:10 +0300571 TE_CHANNEL_SWITCH_PERIOD,
Andrei Otcheretianski7f0a7c62014-05-04 11:48:12 +0300572
Johannes Berg8ca151b2013-01-24 14:25:36 +0100573 TE_MAX
574}; /* MAC_EVENT_TYPE_API_E_VER_1 */
575
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300576
577
578/* Time event - defines for command API v1 */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100579
580/*
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300581 * @TE_V1_FRAG_NONE: fragmentation of the time event is NOT allowed.
582 * @TE_V1_FRAG_SINGLE: fragmentation of the time event is allowed, but only
583 * the first fragment is scheduled.
584 * @TE_V1_FRAG_DUAL: fragmentation of the time event is allowed, but only
585 * the first 2 fragments are scheduled.
586 * @TE_V1_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
587 * number of fragments are valid.
Johannes Berg8ca151b2013-01-24 14:25:36 +0100588 *
589 * Other than the constant defined above, specifying a fragmentation value 'x'
590 * means that the event can be fragmented but only the first 'x' will be
591 * scheduled.
592 */
593enum {
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300594 TE_V1_FRAG_NONE = 0,
595 TE_V1_FRAG_SINGLE = 1,
596 TE_V1_FRAG_DUAL = 2,
597 TE_V1_FRAG_ENDLESS = 0xffffffff
Johannes Berg8ca151b2013-01-24 14:25:36 +0100598};
599
Johannes Berg8ca151b2013-01-24 14:25:36 +0100600/* If a Time Event can be fragmented, this is the max number of fragments */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300601#define TE_V1_FRAG_MAX_MSK 0x0fffffff
602/* Repeat the time event endlessly (until removed) */
603#define TE_V1_REPEAT_ENDLESS 0xffffffff
604/* If a Time Event has bounded repetitions, this is the maximal value */
605#define TE_V1_REPEAT_MAX_MSK_V1 0x0fffffff
606
607/* Time Event dependencies: none, on another TE, or in a specific time */
608enum {
609 TE_V1_INDEPENDENT = 0,
610 TE_V1_DEP_OTHER = BIT(0),
611 TE_V1_DEP_TSF = BIT(1),
612 TE_V1_EVENT_SOCIOPATHIC = BIT(2),
613}; /* MAC_EVENT_DEPENDENCY_POLICY_API_E_VER_2 */
614
615/*
616 * @TE_V1_NOTIF_NONE: no notifications
617 * @TE_V1_NOTIF_HOST_EVENT_START: request/receive notification on event start
618 * @TE_V1_NOTIF_HOST_EVENT_END:request/receive notification on event end
619 * @TE_V1_NOTIF_INTERNAL_EVENT_START: internal FW use
620 * @TE_V1_NOTIF_INTERNAL_EVENT_END: internal FW use.
621 * @TE_V1_NOTIF_HOST_FRAG_START: request/receive notification on frag start
622 * @TE_V1_NOTIF_HOST_FRAG_END:request/receive notification on frag end
623 * @TE_V1_NOTIF_INTERNAL_FRAG_START: internal FW use.
624 * @TE_V1_NOTIF_INTERNAL_FRAG_END: internal FW use.
625 *
626 * Supported Time event notifications configuration.
627 * A notification (both event and fragment) includes a status indicating weather
628 * the FW was able to schedule the event or not. For fragment start/end
629 * notification the status is always success. There is no start/end fragment
630 * notification for monolithic events.
631 */
632enum {
633 TE_V1_NOTIF_NONE = 0,
634 TE_V1_NOTIF_HOST_EVENT_START = BIT(0),
635 TE_V1_NOTIF_HOST_EVENT_END = BIT(1),
636 TE_V1_NOTIF_INTERNAL_EVENT_START = BIT(2),
637 TE_V1_NOTIF_INTERNAL_EVENT_END = BIT(3),
638 TE_V1_NOTIF_HOST_FRAG_START = BIT(4),
639 TE_V1_NOTIF_HOST_FRAG_END = BIT(5),
640 TE_V1_NOTIF_INTERNAL_FRAG_START = BIT(6),
641 TE_V1_NOTIF_INTERNAL_FRAG_END = BIT(7),
642}; /* MAC_EVENT_ACTION_API_E_VER_2 */
643
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300644/* Time event - defines for command API */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300645
646/*
647 * @TE_V2_FRAG_NONE: fragmentation of the time event is NOT allowed.
648 * @TE_V2_FRAG_SINGLE: fragmentation of the time event is allowed, but only
649 * the first fragment is scheduled.
650 * @TE_V2_FRAG_DUAL: fragmentation of the time event is allowed, but only
651 * the first 2 fragments are scheduled.
652 * @TE_V2_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
653 * number of fragments are valid.
654 *
655 * Other than the constant defined above, specifying a fragmentation value 'x'
656 * means that the event can be fragmented but only the first 'x' will be
657 * scheduled.
658 */
659enum {
660 TE_V2_FRAG_NONE = 0,
661 TE_V2_FRAG_SINGLE = 1,
662 TE_V2_FRAG_DUAL = 2,
663 TE_V2_FRAG_MAX = 0xfe,
664 TE_V2_FRAG_ENDLESS = 0xff
665};
666
667/* Repeat the time event endlessly (until removed) */
668#define TE_V2_REPEAT_ENDLESS 0xff
669/* If a Time Event has bounded repetitions, this is the maximal value */
670#define TE_V2_REPEAT_MAX 0xfe
671
672#define TE_V2_PLACEMENT_POS 12
673#define TE_V2_ABSENCE_POS 15
674
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300675/* Time event policy values
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300676 * A notification (both event and fragment) includes a status indicating weather
677 * the FW was able to schedule the event or not. For fragment start/end
678 * notification the status is always success. There is no start/end fragment
679 * notification for monolithic events.
680 *
681 * @TE_V2_DEFAULT_POLICY: independent, social, present, unoticable
682 * @TE_V2_NOTIF_HOST_EVENT_START: request/receive notification on event start
683 * @TE_V2_NOTIF_HOST_EVENT_END:request/receive notification on event end
684 * @TE_V2_NOTIF_INTERNAL_EVENT_START: internal FW use
685 * @TE_V2_NOTIF_INTERNAL_EVENT_END: internal FW use.
686 * @TE_V2_NOTIF_HOST_FRAG_START: request/receive notification on frag start
687 * @TE_V2_NOTIF_HOST_FRAG_END:request/receive notification on frag end
688 * @TE_V2_NOTIF_INTERNAL_FRAG_START: internal FW use.
689 * @TE_V2_NOTIF_INTERNAL_FRAG_END: internal FW use.
690 * @TE_V2_DEP_OTHER: depends on another time event
691 * @TE_V2_DEP_TSF: depends on a specific time
692 * @TE_V2_EVENT_SOCIOPATHIC: can't co-exist with other events of tha same MAC
693 * @TE_V2_ABSENCE: are we present or absent during the Time Event.
694 */
695enum {
696 TE_V2_DEFAULT_POLICY = 0x0,
697
698 /* notifications (event start/stop, fragment start/stop) */
699 TE_V2_NOTIF_HOST_EVENT_START = BIT(0),
700 TE_V2_NOTIF_HOST_EVENT_END = BIT(1),
701 TE_V2_NOTIF_INTERNAL_EVENT_START = BIT(2),
702 TE_V2_NOTIF_INTERNAL_EVENT_END = BIT(3),
703
704 TE_V2_NOTIF_HOST_FRAG_START = BIT(4),
705 TE_V2_NOTIF_HOST_FRAG_END = BIT(5),
706 TE_V2_NOTIF_INTERNAL_FRAG_START = BIT(6),
707 TE_V2_NOTIF_INTERNAL_FRAG_END = BIT(7),
Emmanuel Grumbach1f6bf072014-02-16 15:36:00 +0200708 T2_V2_START_IMMEDIATELY = BIT(11),
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300709
710 TE_V2_NOTIF_MSK = 0xff,
711
712 /* placement characteristics */
713 TE_V2_DEP_OTHER = BIT(TE_V2_PLACEMENT_POS),
714 TE_V2_DEP_TSF = BIT(TE_V2_PLACEMENT_POS + 1),
715 TE_V2_EVENT_SOCIOPATHIC = BIT(TE_V2_PLACEMENT_POS + 2),
716
717 /* are we present or absent during the Time Event. */
718 TE_V2_ABSENCE = BIT(TE_V2_ABSENCE_POS),
719};
720
721/**
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300722 * struct iwl_time_event_cmd_api - configuring Time Events
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300723 * with struct MAC_TIME_EVENT_DATA_API_S_VER_2 (see also
724 * with version 1. determined by IWL_UCODE_TLV_FLAGS)
725 * ( TIME_EVENT_CMD = 0x29 )
726 * @id_and_color: ID and color of the relevant MAC
727 * @action: action to perform, one of FW_CTXT_ACTION_*
728 * @id: this field has two meanings, depending on the action:
729 * If the action is ADD, then it means the type of event to add.
730 * For all other actions it is the unique event ID assigned when the
731 * event was added by the FW.
732 * @apply_time: When to start the Time Event (in GP2)
733 * @max_delay: maximum delay to event's start (apply time), in TU
734 * @depends_on: the unique ID of the event we depend on (if any)
735 * @interval: interval between repetitions, in TU
736 * @duration: duration of event in TU
737 * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS
738 * @max_frags: maximal number of fragments the Time Event can be divided to
739 * @policy: defines whether uCode shall notify the host or other uCode modules
740 * on event and/or fragment start and/or end
741 * using one of TE_INDEPENDENT, TE_DEP_OTHER, TE_DEP_TSF
742 * TE_EVENT_SOCIOPATHIC
743 * using TE_ABSENCE and using TE_NOTIF_*
744 */
Emmanuel Grumbacha373f672014-03-30 08:40:46 +0300745struct iwl_time_event_cmd {
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300746 /* COMMON_INDEX_HDR_API_S_VER_1 */
747 __le32 id_and_color;
748 __le32 action;
749 __le32 id;
750 /* MAC_TIME_EVENT_DATA_API_S_VER_2 */
751 __le32 apply_time;
752 __le32 max_delay;
753 __le32 depends_on;
754 __le32 interval;
755 __le32 duration;
756 u8 repeat;
757 u8 max_frags;
758 __le16 policy;
759} __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_2 */
760
Johannes Berg8ca151b2013-01-24 14:25:36 +0100761/**
762 * struct iwl_time_event_resp - response structure to iwl_time_event_cmd
763 * @status: bit 0 indicates success, all others specify errors
764 * @id: the Time Event type
765 * @unique_id: the unique ID assigned (in ADD) or given (others) to the TE
766 * @id_and_color: ID and color of the relevant MAC
767 */
768struct iwl_time_event_resp {
769 __le32 status;
770 __le32 id;
771 __le32 unique_id;
772 __le32 id_and_color;
773} __packed; /* MAC_TIME_EVENT_RSP_API_S_VER_1 */
774
775/**
776 * struct iwl_time_event_notif - notifications of time event start/stop
777 * ( TIME_EVENT_NOTIFICATION = 0x2a )
778 * @timestamp: action timestamp in GP2
779 * @session_id: session's unique id
780 * @unique_id: unique id of the Time Event itself
781 * @id_and_color: ID and color of the relevant MAC
782 * @action: one of TE_NOTIF_START or TE_NOTIF_END
783 * @status: true if scheduled, false otherwise (not executed)
784 */
785struct iwl_time_event_notif {
786 __le32 timestamp;
787 __le32 session_id;
788 __le32 unique_id;
789 __le32 id_and_color;
790 __le32 action;
791 __le32 status;
792} __packed; /* MAC_TIME_EVENT_NTFY_API_S_VER_1 */
793
794
795/* Bindings and Time Quota */
796
797/**
798 * struct iwl_binding_cmd - configuring bindings
799 * ( BINDING_CONTEXT_CMD = 0x2b )
800 * @id_and_color: ID and color of the relevant Binding
801 * @action: action to perform, one of FW_CTXT_ACTION_*
802 * @macs: array of MAC id and colors which belong to the binding
803 * @phy: PHY id and color which belongs to the binding
804 */
805struct iwl_binding_cmd {
806 /* COMMON_INDEX_HDR_API_S_VER_1 */
807 __le32 id_and_color;
808 __le32 action;
809 /* BINDING_DATA_API_S_VER_1 */
810 __le32 macs[MAX_MACS_IN_BINDING];
811 __le32 phy;
812} __packed; /* BINDING_CMD_API_S_VER_1 */
813
Ilan Peer35adfd62013-02-04 13:16:24 +0200814/* The maximal number of fragments in the FW's schedule session */
815#define IWL_MVM_MAX_QUOTA 128
816
Johannes Berg8ca151b2013-01-24 14:25:36 +0100817/**
818 * struct iwl_time_quota_data - configuration of time quota per binding
819 * @id_and_color: ID and color of the relevant Binding
820 * @quota: absolute time quota in TU. The scheduler will try to divide the
821 * remainig quota (after Time Events) according to this quota.
822 * @max_duration: max uninterrupted context duration in TU
823 */
824struct iwl_time_quota_data {
825 __le32 id_and_color;
826 __le32 quota;
827 __le32 max_duration;
828} __packed; /* TIME_QUOTA_DATA_API_S_VER_1 */
829
830/**
831 * struct iwl_time_quota_cmd - configuration of time quota between bindings
832 * ( TIME_QUOTA_CMD = 0x2c )
833 * @quotas: allocations per binding
834 */
835struct iwl_time_quota_cmd {
836 struct iwl_time_quota_data quotas[MAX_BINDINGS];
837} __packed; /* TIME_QUOTA_ALLOCATION_CMD_API_S_VER_1 */
838
839
840/* PHY context */
841
842/* Supported bands */
843#define PHY_BAND_5 (0)
844#define PHY_BAND_24 (1)
845
846/* Supported channel width, vary if there is VHT support */
847#define PHY_VHT_CHANNEL_MODE20 (0x0)
848#define PHY_VHT_CHANNEL_MODE40 (0x1)
849#define PHY_VHT_CHANNEL_MODE80 (0x2)
850#define PHY_VHT_CHANNEL_MODE160 (0x3)
851
852/*
853 * Control channel position:
854 * For legacy set bit means upper channel, otherwise lower.
855 * For VHT - bit-2 marks if the control is lower/upper relative to center-freq
856 * bits-1:0 mark the distance from the center freq. for 20Mhz, offset is 0.
857 * center_freq
858 * |
859 * 40Mhz |_______|_______|
860 * 80Mhz |_______|_______|_______|_______|
861 * 160Mhz |_______|_______|_______|_______|_______|_______|_______|_______|
862 * code 011 010 001 000 | 100 101 110 111
863 */
864#define PHY_VHT_CTRL_POS_1_BELOW (0x0)
865#define PHY_VHT_CTRL_POS_2_BELOW (0x1)
866#define PHY_VHT_CTRL_POS_3_BELOW (0x2)
867#define PHY_VHT_CTRL_POS_4_BELOW (0x3)
868#define PHY_VHT_CTRL_POS_1_ABOVE (0x4)
869#define PHY_VHT_CTRL_POS_2_ABOVE (0x5)
870#define PHY_VHT_CTRL_POS_3_ABOVE (0x6)
871#define PHY_VHT_CTRL_POS_4_ABOVE (0x7)
872
873/*
874 * @band: PHY_BAND_*
875 * @channel: channel number
876 * @width: PHY_[VHT|LEGACY]_CHANNEL_*
877 * @ctrl channel: PHY_[VHT|LEGACY]_CTRL_*
878 */
879struct iwl_fw_channel_info {
880 u8 band;
881 u8 channel;
882 u8 width;
883 u8 ctrl_pos;
884} __packed;
885
886#define PHY_RX_CHAIN_DRIVER_FORCE_POS (0)
887#define PHY_RX_CHAIN_DRIVER_FORCE_MSK \
888 (0x1 << PHY_RX_CHAIN_DRIVER_FORCE_POS)
889#define PHY_RX_CHAIN_VALID_POS (1)
890#define PHY_RX_CHAIN_VALID_MSK \
891 (0x7 << PHY_RX_CHAIN_VALID_POS)
892#define PHY_RX_CHAIN_FORCE_SEL_POS (4)
893#define PHY_RX_CHAIN_FORCE_SEL_MSK \
894 (0x7 << PHY_RX_CHAIN_FORCE_SEL_POS)
895#define PHY_RX_CHAIN_FORCE_MIMO_SEL_POS (7)
896#define PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK \
897 (0x7 << PHY_RX_CHAIN_FORCE_MIMO_SEL_POS)
898#define PHY_RX_CHAIN_CNT_POS (10)
899#define PHY_RX_CHAIN_CNT_MSK \
900 (0x3 << PHY_RX_CHAIN_CNT_POS)
901#define PHY_RX_CHAIN_MIMO_CNT_POS (12)
902#define PHY_RX_CHAIN_MIMO_CNT_MSK \
903 (0x3 << PHY_RX_CHAIN_MIMO_CNT_POS)
904#define PHY_RX_CHAIN_MIMO_FORCE_POS (14)
905#define PHY_RX_CHAIN_MIMO_FORCE_MSK \
906 (0x1 << PHY_RX_CHAIN_MIMO_FORCE_POS)
907
908/* TODO: fix the value, make it depend on firmware at runtime? */
909#define NUM_PHY_CTX 3
910
911/* TODO: complete missing documentation */
912/**
913 * struct iwl_phy_context_cmd - config of the PHY context
914 * ( PHY_CONTEXT_CMD = 0x8 )
915 * @id_and_color: ID and color of the relevant Binding
916 * @action: action to perform, one of FW_CTXT_ACTION_*
917 * @apply_time: 0 means immediate apply and context switch.
918 * other value means apply new params after X usecs
919 * @tx_param_color: ???
920 * @channel_info:
921 * @txchain_info: ???
922 * @rxchain_info: ???
923 * @acquisition_data: ???
924 * @dsp_cfg_flags: set to 0
925 */
926struct iwl_phy_context_cmd {
927 /* COMMON_INDEX_HDR_API_S_VER_1 */
928 __le32 id_and_color;
929 __le32 action;
930 /* PHY_CONTEXT_DATA_API_S_VER_1 */
931 __le32 apply_time;
932 __le32 tx_param_color;
933 struct iwl_fw_channel_info ci;
934 __le32 txchain_info;
935 __le32 rxchain_info;
936 __le32 acquisition_data;
937 __le32 dsp_cfg_flags;
938} __packed; /* PHY_CONTEXT_CMD_API_VER_1 */
939
Ariej Marjieh720befbf2014-07-07 09:04:58 +0300940/*
941 * Aux ROC command
942 *
943 * Command requests the firmware to create a time event for a certain duration
944 * and remain on the given channel. This is done by using the Aux framework in
945 * the FW.
946 * The command was first used for Hot Spot issues - but can be used regardless
947 * to Hot Spot.
948 *
949 * ( HOT_SPOT_CMD 0x53 )
950 *
951 * @id_and_color: ID and color of the MAC
952 * @action: action to perform, one of FW_CTXT_ACTION_*
953 * @event_unique_id: If the action FW_CTXT_ACTION_REMOVE then the
954 * event_unique_id should be the id of the time event assigned by ucode.
955 * Otherwise ignore the event_unique_id.
956 * @sta_id_and_color: station id and color, resumed during "Remain On Channel"
957 * activity.
958 * @channel_info: channel info
959 * @node_addr: Our MAC Address
960 * @reserved: reserved for alignment
961 * @apply_time: GP2 value to start (should always be the current GP2 value)
962 * @apply_time_max_delay: Maximum apply time delay value in TU. Defines max
963 * time by which start of the event is allowed to be postponed.
964 * @duration: event duration in TU To calculate event duration:
965 * timeEventDuration = min(duration, remainingQuota)
966 */
967struct iwl_hs20_roc_req {
968 /* COMMON_INDEX_HDR_API_S_VER_1 hdr */
969 __le32 id_and_color;
970 __le32 action;
971 __le32 event_unique_id;
972 __le32 sta_id_and_color;
973 struct iwl_fw_channel_info channel_info;
974 u8 node_addr[ETH_ALEN];
975 __le16 reserved;
976 __le32 apply_time;
977 __le32 apply_time_max_delay;
978 __le32 duration;
979} __packed; /* HOT_SPOT_CMD_API_S_VER_1 */
980
981/*
982 * values for AUX ROC result values
983 */
984enum iwl_mvm_hot_spot {
985 HOT_SPOT_RSP_STATUS_OK,
986 HOT_SPOT_RSP_STATUS_TOO_MANY_EVENTS,
987 HOT_SPOT_MAX_NUM_OF_SESSIONS,
988};
989
990/*
991 * Aux ROC command response
992 *
993 * In response to iwl_hs20_roc_req the FW sends this command to notify the
994 * driver the uid of the timevent.
995 *
996 * ( HOT_SPOT_CMD 0x53 )
997 *
998 * @event_unique_id: Unique ID of time event assigned by ucode
999 * @status: Return status 0 is success, all the rest used for specific errors
1000 */
1001struct iwl_hs20_roc_res {
1002 __le32 event_unique_id;
1003 __le32 status;
1004} __packed; /* HOT_SPOT_RSP_API_S_VER_1 */
1005
Johannes Berg8ca151b2013-01-24 14:25:36 +01001006#define IWL_RX_INFO_PHY_CNT 8
Avri Altmana2d7b872013-07-09 01:42:17 +03001007#define IWL_RX_INFO_ENERGY_ANT_ABC_IDX 1
1008#define IWL_RX_INFO_ENERGY_ANT_A_MSK 0x000000ff
1009#define IWL_RX_INFO_ENERGY_ANT_B_MSK 0x0000ff00
1010#define IWL_RX_INFO_ENERGY_ANT_C_MSK 0x00ff0000
1011#define IWL_RX_INFO_ENERGY_ANT_A_POS 0
1012#define IWL_RX_INFO_ENERGY_ANT_B_POS 8
1013#define IWL_RX_INFO_ENERGY_ANT_C_POS 16
1014
Johannes Berg8ca151b2013-01-24 14:25:36 +01001015#define IWL_RX_INFO_AGC_IDX 1
1016#define IWL_RX_INFO_RSSI_AB_IDX 2
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +02001017#define IWL_OFDM_AGC_A_MSK 0x0000007f
1018#define IWL_OFDM_AGC_A_POS 0
1019#define IWL_OFDM_AGC_B_MSK 0x00003f80
1020#define IWL_OFDM_AGC_B_POS 7
1021#define IWL_OFDM_AGC_CODE_MSK 0x3fe00000
1022#define IWL_OFDM_AGC_CODE_POS 20
Johannes Berg8ca151b2013-01-24 14:25:36 +01001023#define IWL_OFDM_RSSI_INBAND_A_MSK 0x00ff
Johannes Berg8ca151b2013-01-24 14:25:36 +01001024#define IWL_OFDM_RSSI_A_POS 0
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +02001025#define IWL_OFDM_RSSI_ALLBAND_A_MSK 0xff00
1026#define IWL_OFDM_RSSI_ALLBAND_A_POS 8
Johannes Berg8ca151b2013-01-24 14:25:36 +01001027#define IWL_OFDM_RSSI_INBAND_B_MSK 0xff0000
Johannes Berg8ca151b2013-01-24 14:25:36 +01001028#define IWL_OFDM_RSSI_B_POS 16
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +02001029#define IWL_OFDM_RSSI_ALLBAND_B_MSK 0xff000000
1030#define IWL_OFDM_RSSI_ALLBAND_B_POS 24
Johannes Berg8ca151b2013-01-24 14:25:36 +01001031
1032/**
1033 * struct iwl_rx_phy_info - phy info
1034 * (REPLY_RX_PHY_CMD = 0xc0)
1035 * @non_cfg_phy_cnt: non configurable DSP phy data byte count
1036 * @cfg_phy_cnt: configurable DSP phy data byte count
1037 * @stat_id: configurable DSP phy data set ID
1038 * @reserved1:
1039 * @system_timestamp: GP2 at on air rise
1040 * @timestamp: TSF at on air rise
1041 * @beacon_time_stamp: beacon at on-air rise
1042 * @phy_flags: general phy flags: band, modulation, ...
1043 * @channel: channel number
1044 * @non_cfg_phy_buf: for various implementations of non_cfg_phy
1045 * @rate_n_flags: RATE_MCS_*
1046 * @byte_count: frame's byte-count
1047 * @frame_time: frame's time on the air, based on byte count and frame rate
1048 * calculation
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +02001049 * @mac_active_msk: what MACs were active when the frame was received
Johannes Berg8ca151b2013-01-24 14:25:36 +01001050 *
1051 * Before each Rx, the device sends this data. It contains PHY information
1052 * about the reception of the packet.
1053 */
1054struct iwl_rx_phy_info {
1055 u8 non_cfg_phy_cnt;
1056 u8 cfg_phy_cnt;
1057 u8 stat_id;
1058 u8 reserved1;
1059 __le32 system_timestamp;
1060 __le64 timestamp;
1061 __le32 beacon_time_stamp;
1062 __le16 phy_flags;
1063 __le16 channel;
1064 __le32 non_cfg_phy[IWL_RX_INFO_PHY_CNT];
1065 __le32 rate_n_flags;
1066 __le32 byte_count;
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +02001067 __le16 mac_active_msk;
Johannes Berg8ca151b2013-01-24 14:25:36 +01001068 __le16 frame_time;
1069} __packed;
1070
1071struct iwl_rx_mpdu_res_start {
1072 __le16 byte_count;
1073 __le16 reserved;
1074} __packed;
1075
1076/**
1077 * enum iwl_rx_phy_flags - to parse %iwl_rx_phy_info phy_flags
1078 * @RX_RES_PHY_FLAGS_BAND_24: true if the packet was received on 2.4 band
1079 * @RX_RES_PHY_FLAGS_MOD_CCK:
1080 * @RX_RES_PHY_FLAGS_SHORT_PREAMBLE: true if packet's preamble was short
1081 * @RX_RES_PHY_FLAGS_NARROW_BAND:
1082 * @RX_RES_PHY_FLAGS_ANTENNA: antenna on which the packet was received
1083 * @RX_RES_PHY_FLAGS_AGG: set if the packet was part of an A-MPDU
1084 * @RX_RES_PHY_FLAGS_OFDM_HT: The frame was an HT frame
1085 * @RX_RES_PHY_FLAGS_OFDM_GF: The frame used GF preamble
1086 * @RX_RES_PHY_FLAGS_OFDM_VHT: The frame was a VHT frame
1087 */
1088enum iwl_rx_phy_flags {
1089 RX_RES_PHY_FLAGS_BAND_24 = BIT(0),
1090 RX_RES_PHY_FLAGS_MOD_CCK = BIT(1),
1091 RX_RES_PHY_FLAGS_SHORT_PREAMBLE = BIT(2),
1092 RX_RES_PHY_FLAGS_NARROW_BAND = BIT(3),
1093 RX_RES_PHY_FLAGS_ANTENNA = (0x7 << 4),
1094 RX_RES_PHY_FLAGS_ANTENNA_POS = 4,
1095 RX_RES_PHY_FLAGS_AGG = BIT(7),
1096 RX_RES_PHY_FLAGS_OFDM_HT = BIT(8),
1097 RX_RES_PHY_FLAGS_OFDM_GF = BIT(9),
1098 RX_RES_PHY_FLAGS_OFDM_VHT = BIT(10),
1099};
1100
1101/**
1102 * enum iwl_mvm_rx_status - written by fw for each Rx packet
1103 * @RX_MPDU_RES_STATUS_CRC_OK: CRC is fine
1104 * @RX_MPDU_RES_STATUS_OVERRUN_OK: there was no RXE overflow
1105 * @RX_MPDU_RES_STATUS_SRC_STA_FOUND:
1106 * @RX_MPDU_RES_STATUS_KEY_VALID:
1107 * @RX_MPDU_RES_STATUS_KEY_PARAM_OK:
1108 * @RX_MPDU_RES_STATUS_ICV_OK: ICV is fine, if not, the packet is destroyed
1109 * @RX_MPDU_RES_STATUS_MIC_OK: used for CCM alg only. TKIP MIC is checked
1110 * in the driver.
1111 * @RX_MPDU_RES_STATUS_TTAK_OK: TTAK is fine
1112 * @RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR: valid for alg = CCM_CMAC or
1113 * alg = CCM only. Checks replay attack for 11w frames. Relevant only if
1114 * %RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME is set.
1115 * @RX_MPDU_RES_STATUS_SEC_NO_ENC: this frame is not encrypted
1116 * @RX_MPDU_RES_STATUS_SEC_WEP_ENC: this frame is encrypted using WEP
1117 * @RX_MPDU_RES_STATUS_SEC_CCM_ENC: this frame is encrypted using CCM
1118 * @RX_MPDU_RES_STATUS_SEC_TKIP_ENC: this frame is encrypted using TKIP
1119 * @RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC: this frame is encrypted using CCM_CMAC
1120 * @RX_MPDU_RES_STATUS_SEC_ENC_ERR: this frame couldn't be decrypted
1121 * @RX_MPDU_RES_STATUS_SEC_ENC_MSK: bitmask of the encryption algorithm
1122 * @RX_MPDU_RES_STATUS_DEC_DONE: this frame has been successfully decrypted
1123 * @RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP:
1124 * @RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP:
1125 * @RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT:
1126 * @RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME: this frame is an 11w management frame
1127 * @RX_MPDU_RES_STATUS_HASH_INDEX_MSK:
1128 * @RX_MPDU_RES_STATUS_STA_ID_MSK:
1129 * @RX_MPDU_RES_STATUS_RRF_KILL:
1130 * @RX_MPDU_RES_STATUS_FILTERING_MSK:
1131 * @RX_MPDU_RES_STATUS2_FILTERING_MSK:
1132 */
1133enum iwl_mvm_rx_status {
1134 RX_MPDU_RES_STATUS_CRC_OK = BIT(0),
1135 RX_MPDU_RES_STATUS_OVERRUN_OK = BIT(1),
1136 RX_MPDU_RES_STATUS_SRC_STA_FOUND = BIT(2),
1137 RX_MPDU_RES_STATUS_KEY_VALID = BIT(3),
1138 RX_MPDU_RES_STATUS_KEY_PARAM_OK = BIT(4),
1139 RX_MPDU_RES_STATUS_ICV_OK = BIT(5),
1140 RX_MPDU_RES_STATUS_MIC_OK = BIT(6),
1141 RX_MPDU_RES_STATUS_TTAK_OK = BIT(7),
1142 RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR = BIT(7),
1143 RX_MPDU_RES_STATUS_SEC_NO_ENC = (0 << 8),
1144 RX_MPDU_RES_STATUS_SEC_WEP_ENC = (1 << 8),
1145 RX_MPDU_RES_STATUS_SEC_CCM_ENC = (2 << 8),
1146 RX_MPDU_RES_STATUS_SEC_TKIP_ENC = (3 << 8),
Max Stepanove36e5432013-08-27 19:56:13 +03001147 RX_MPDU_RES_STATUS_SEC_EXT_ENC = (4 << 8),
Johannes Berg8ca151b2013-01-24 14:25:36 +01001148 RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC = (6 << 8),
1149 RX_MPDU_RES_STATUS_SEC_ENC_ERR = (7 << 8),
1150 RX_MPDU_RES_STATUS_SEC_ENC_MSK = (7 << 8),
1151 RX_MPDU_RES_STATUS_DEC_DONE = BIT(11),
1152 RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP = BIT(12),
1153 RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP = BIT(13),
1154 RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT = BIT(14),
1155 RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME = BIT(15),
1156 RX_MPDU_RES_STATUS_HASH_INDEX_MSK = (0x3F0000),
1157 RX_MPDU_RES_STATUS_STA_ID_MSK = (0x1f000000),
1158 RX_MPDU_RES_STATUS_RRF_KILL = BIT(29),
1159 RX_MPDU_RES_STATUS_FILTERING_MSK = (0xc00000),
1160 RX_MPDU_RES_STATUS2_FILTERING_MSK = (0xc0000000),
1161};
1162
1163/**
1164 * struct iwl_radio_version_notif - information on the radio version
1165 * ( RADIO_VERSION_NOTIFICATION = 0x68 )
1166 * @radio_flavor:
1167 * @radio_step:
1168 * @radio_dash:
1169 */
1170struct iwl_radio_version_notif {
1171 __le32 radio_flavor;
1172 __le32 radio_step;
1173 __le32 radio_dash;
1174} __packed; /* RADIO_VERSION_NOTOFICATION_S_VER_1 */
1175
1176enum iwl_card_state_flags {
1177 CARD_ENABLED = 0x00,
1178 HW_CARD_DISABLED = 0x01,
1179 SW_CARD_DISABLED = 0x02,
1180 CT_KILL_CARD_DISABLED = 0x04,
1181 HALT_CARD_DISABLED = 0x08,
1182 CARD_DISABLED_MSK = 0x0f,
1183 CARD_IS_RX_ON = 0x10,
1184};
1185
1186/**
1187 * struct iwl_radio_version_notif - information on the radio version
1188 * ( CARD_STATE_NOTIFICATION = 0xa1 )
1189 * @flags: %iwl_card_state_flags
1190 */
1191struct iwl_card_state_notif {
1192 __le32 flags;
1193} __packed; /* CARD_STATE_NTFY_API_S_VER_1 */
1194
1195/**
Hila Gonend64048e2013-03-13 18:00:03 +02001196 * struct iwl_missed_beacons_notif - information on missed beacons
1197 * ( MISSED_BEACONS_NOTIFICATION = 0xa2 )
1198 * @mac_id: interface ID
1199 * @consec_missed_beacons_since_last_rx: number of consecutive missed
1200 * beacons since last RX.
1201 * @consec_missed_beacons: number of consecutive missed beacons
1202 * @num_expected_beacons:
1203 * @num_recvd_beacons:
1204 */
1205struct iwl_missed_beacons_notif {
1206 __le32 mac_id;
1207 __le32 consec_missed_beacons_since_last_rx;
1208 __le32 consec_missed_beacons;
1209 __le32 num_expected_beacons;
1210 __le32 num_recvd_beacons;
1211} __packed; /* MISSED_BEACON_NTFY_API_S_VER_3 */
1212
1213/**
Johannes Berg8ca151b2013-01-24 14:25:36 +01001214 * struct iwl_set_calib_default_cmd - set default value for calibration.
1215 * ( SET_CALIB_DEFAULT_CMD = 0x8e )
1216 * @calib_index: the calibration to set value for
1217 * @length: of data
1218 * @data: the value to set for the calibration result
1219 */
1220struct iwl_set_calib_default_cmd {
1221 __le16 calib_index;
1222 __le16 length;
1223 u8 data[0];
1224} __packed; /* PHY_CALIB_OVERRIDE_VALUES_S */
1225
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001226#define MAX_PORT_ID_NUM 2
Eliad Pellere59647e2013-11-28 14:08:50 +02001227#define MAX_MCAST_FILTERING_ADDRESSES 256
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001228
1229/**
1230 * struct iwl_mcast_filter_cmd - configure multicast filter.
1231 * @filter_own: Set 1 to filter out multicast packets sent by station itself
1232 * @port_id: Multicast MAC addresses array specifier. This is a strange way
1233 * to identify network interface adopted in host-device IF.
1234 * It is used by FW as index in array of addresses. This array has
1235 * MAX_PORT_ID_NUM members.
1236 * @count: Number of MAC addresses in the array
1237 * @pass_all: Set 1 to pass all multicast packets.
1238 * @bssid: current association BSSID.
1239 * @addr_list: Place holder for array of MAC addresses.
1240 * IMPORTANT: add padding if necessary to ensure DWORD alignment.
1241 */
1242struct iwl_mcast_filter_cmd {
1243 u8 filter_own;
1244 u8 port_id;
1245 u8 count;
1246 u8 pass_all;
1247 u8 bssid[6];
1248 u8 reserved[2];
1249 u8 addr_list[0];
1250} __packed; /* MCAST_FILTERING_CMD_API_S_VER_1 */
1251
Eliad Pellerc87163b2014-01-08 10:11:11 +02001252#define MAX_BCAST_FILTERS 8
1253#define MAX_BCAST_FILTER_ATTRS 2
1254
1255/**
1256 * enum iwl_mvm_bcast_filter_attr_offset - written by fw for each Rx packet
1257 * @BCAST_FILTER_OFFSET_PAYLOAD_START: offset is from payload start.
1258 * @BCAST_FILTER_OFFSET_IP_END: offset is from ip header end (i.e.
1259 * start of ip payload).
1260 */
1261enum iwl_mvm_bcast_filter_attr_offset {
1262 BCAST_FILTER_OFFSET_PAYLOAD_START = 0,
1263 BCAST_FILTER_OFFSET_IP_END = 1,
1264};
1265
1266/**
1267 * struct iwl_fw_bcast_filter_attr - broadcast filter attribute
1268 * @offset_type: &enum iwl_mvm_bcast_filter_attr_offset.
1269 * @offset: starting offset of this pattern.
1270 * @val: value to match - big endian (MSB is the first
1271 * byte to match from offset pos).
1272 * @mask: mask to match (big endian).
1273 */
1274struct iwl_fw_bcast_filter_attr {
1275 u8 offset_type;
1276 u8 offset;
1277 __le16 reserved1;
1278 __be32 val;
1279 __be32 mask;
1280} __packed; /* BCAST_FILTER_ATT_S_VER_1 */
1281
1282/**
1283 * enum iwl_mvm_bcast_filter_frame_type - filter frame type
1284 * @BCAST_FILTER_FRAME_TYPE_ALL: consider all frames.
1285 * @BCAST_FILTER_FRAME_TYPE_IPV4: consider only ipv4 frames
1286 */
1287enum iwl_mvm_bcast_filter_frame_type {
1288 BCAST_FILTER_FRAME_TYPE_ALL = 0,
1289 BCAST_FILTER_FRAME_TYPE_IPV4 = 1,
1290};
1291
1292/**
1293 * struct iwl_fw_bcast_filter - broadcast filter
1294 * @discard: discard frame (1) or let it pass (0).
1295 * @frame_type: &enum iwl_mvm_bcast_filter_frame_type.
1296 * @num_attrs: number of valid attributes in this filter.
1297 * @attrs: attributes of this filter. a filter is considered matched
1298 * only when all its attributes are matched (i.e. AND relationship)
1299 */
1300struct iwl_fw_bcast_filter {
1301 u8 discard;
1302 u8 frame_type;
1303 u8 num_attrs;
1304 u8 reserved1;
1305 struct iwl_fw_bcast_filter_attr attrs[MAX_BCAST_FILTER_ATTRS];
1306} __packed; /* BCAST_FILTER_S_VER_1 */
1307
1308/**
1309 * struct iwl_fw_bcast_mac - per-mac broadcast filtering configuration.
1310 * @default_discard: default action for this mac (discard (1) / pass (0)).
1311 * @attached_filters: bitmap of relevant filters for this mac.
1312 */
1313struct iwl_fw_bcast_mac {
1314 u8 default_discard;
1315 u8 reserved1;
1316 __le16 attached_filters;
1317} __packed; /* BCAST_MAC_CONTEXT_S_VER_1 */
1318
1319/**
1320 * struct iwl_bcast_filter_cmd - broadcast filtering configuration
1321 * @disable: enable (0) / disable (1)
1322 * @max_bcast_filters: max number of filters (MAX_BCAST_FILTERS)
1323 * @max_macs: max number of macs (NUM_MAC_INDEX_DRIVER)
1324 * @filters: broadcast filters
1325 * @macs: broadcast filtering configuration per-mac
1326 */
1327struct iwl_bcast_filter_cmd {
1328 u8 disable;
1329 u8 max_bcast_filters;
1330 u8 max_macs;
1331 u8 reserved1;
1332 struct iwl_fw_bcast_filter filters[MAX_BCAST_FILTERS];
1333 struct iwl_fw_bcast_mac macs[NUM_MAC_INDEX_DRIVER];
1334} __packed; /* BCAST_FILTERING_HCMD_API_S_VER_1 */
1335
Matti Gottlieba2d79c52014-08-25 14:41:23 +03001336/*
1337 * enum iwl_mvm_marker_id - maker ids
1338 *
1339 * The ids for different type of markers to insert into the usniffer logs
1340 */
1341enum iwl_mvm_marker_id {
1342 MARKER_ID_TX_FRAME_LATENCY = 1,
1343}; /* MARKER_ID_API_E_VER_1 */
1344
1345/**
1346 * struct iwl_mvm_marker - mark info into the usniffer logs
1347 *
1348 * (MARKER_CMD = 0xcb)
1349 *
1350 * Mark the UTC time stamp into the usniffer logs together with additional
1351 * metadata, so the usniffer output can be parsed.
1352 * In the command response the ucode will return the GP2 time.
1353 *
1354 * @dw_len: The amount of dwords following this byte including this byte.
1355 * @marker_id: A unique marker id (iwl_mvm_marker_id).
1356 * @reserved: reserved.
1357 * @timestamp: in milliseconds since 1970-01-01 00:00:00 UTC
1358 * @metadata: additional meta data that will be written to the unsiffer log
1359 */
1360struct iwl_mvm_marker {
1361 u8 dwLen;
1362 u8 markerId;
1363 __le16 reserved;
1364 __le64 timestamp;
1365 __le32 metadata[0];
1366} __packed; /* MARKER_API_S_VER_1 */
1367
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001368struct mvm_statistics_dbg {
1369 __le32 burst_check;
1370 __le32 burst_count;
1371 __le32 wait_for_silence_timeout_cnt;
1372 __le32 reserved[3];
1373} __packed; /* STATISTICS_DEBUG_API_S_VER_2 */
1374
1375struct mvm_statistics_div {
1376 __le32 tx_on_a;
1377 __le32 tx_on_b;
1378 __le32 exec_time;
1379 __le32 probe_time;
1380 __le32 rssi_ant;
1381 __le32 reserved2;
1382} __packed; /* STATISTICS_SLOW_DIV_API_S_VER_2 */
1383
1384struct mvm_statistics_general_common {
1385 __le32 temperature; /* radio temperature */
1386 __le32 temperature_m; /* radio voltage */
1387 struct mvm_statistics_dbg dbg;
1388 __le32 sleep_time;
1389 __le32 slots_out;
1390 __le32 slots_idle;
1391 __le32 ttl_timestamp;
1392 struct mvm_statistics_div div;
1393 __le32 rx_enable_counter;
1394 /*
1395 * num_of_sos_states:
1396 * count the number of times we have to re-tune
1397 * in order to get out of bad PHY status
1398 */
1399 __le32 num_of_sos_states;
1400} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1401
1402struct mvm_statistics_rx_non_phy {
1403 __le32 bogus_cts; /* CTS received when not expecting CTS */
1404 __le32 bogus_ack; /* ACK received when not expecting ACK */
1405 __le32 non_bssid_frames; /* number of frames with BSSID that
1406 * doesn't belong to the STA BSSID */
1407 __le32 filtered_frames; /* count frames that were dumped in the
1408 * filtering process */
1409 __le32 non_channel_beacons; /* beacons with our bss id but not on
1410 * our serving channel */
1411 __le32 channel_beacons; /* beacons with our bss id and in our
1412 * serving channel */
1413 __le32 num_missed_bcon; /* number of missed beacons */
1414 __le32 adc_rx_saturation_time; /* count in 0.8us units the time the
1415 * ADC was in saturation */
1416 __le32 ina_detection_search_time;/* total time (in 0.8us) searched
1417 * for INA */
1418 __le32 beacon_silence_rssi_a; /* RSSI silence after beacon frame */
1419 __le32 beacon_silence_rssi_b; /* RSSI silence after beacon frame */
1420 __le32 beacon_silence_rssi_c; /* RSSI silence after beacon frame */
1421 __le32 interference_data_flag; /* flag for interference data
1422 * availability. 1 when data is
1423 * available. */
1424 __le32 channel_load; /* counts RX Enable time in uSec */
1425 __le32 dsp_false_alarms; /* DSP false alarm (both OFDM
1426 * and CCK) counter */
1427 __le32 beacon_rssi_a;
1428 __le32 beacon_rssi_b;
1429 __le32 beacon_rssi_c;
1430 __le32 beacon_energy_a;
1431 __le32 beacon_energy_b;
1432 __le32 beacon_energy_c;
1433 __le32 num_bt_kills;
1434 __le32 mac_id;
1435 __le32 directed_data_mpdu;
1436} __packed; /* STATISTICS_RX_NON_PHY_API_S_VER_3 */
1437
1438struct mvm_statistics_rx_phy {
1439 __le32 ina_cnt;
1440 __le32 fina_cnt;
1441 __le32 plcp_err;
1442 __le32 crc32_err;
1443 __le32 overrun_err;
1444 __le32 early_overrun_err;
1445 __le32 crc32_good;
1446 __le32 false_alarm_cnt;
1447 __le32 fina_sync_err_cnt;
1448 __le32 sfd_timeout;
1449 __le32 fina_timeout;
1450 __le32 unresponded_rts;
1451 __le32 rxe_frame_limit_overrun;
1452 __le32 sent_ack_cnt;
1453 __le32 sent_cts_cnt;
1454 __le32 sent_ba_rsp_cnt;
1455 __le32 dsp_self_kill;
1456 __le32 mh_format_err;
1457 __le32 re_acq_main_rssi_sum;
1458 __le32 reserved;
1459} __packed; /* STATISTICS_RX_PHY_API_S_VER_2 */
1460
1461struct mvm_statistics_rx_ht_phy {
1462 __le32 plcp_err;
1463 __le32 overrun_err;
1464 __le32 early_overrun_err;
1465 __le32 crc32_good;
1466 __le32 crc32_err;
1467 __le32 mh_format_err;
1468 __le32 agg_crc32_good;
1469 __le32 agg_mpdu_cnt;
1470 __le32 agg_cnt;
1471 __le32 unsupport_mcs;
1472} __packed; /* STATISTICS_HT_RX_PHY_API_S_VER_1 */
1473
1474#define MAX_CHAINS 3
1475
1476struct mvm_statistics_tx_non_phy_agg {
1477 __le32 ba_timeout;
1478 __le32 ba_reschedule_frames;
1479 __le32 scd_query_agg_frame_cnt;
1480 __le32 scd_query_no_agg;
1481 __le32 scd_query_agg;
1482 __le32 scd_query_mismatch;
1483 __le32 frame_not_ready;
1484 __le32 underrun;
1485 __le32 bt_prio_kill;
1486 __le32 rx_ba_rsp_cnt;
1487 __s8 txpower[MAX_CHAINS];
1488 __s8 reserved;
1489 __le32 reserved2;
1490} __packed; /* STATISTICS_TX_NON_PHY_AGG_API_S_VER_1 */
1491
1492struct mvm_statistics_tx_channel_width {
1493 __le32 ext_cca_narrow_ch20[1];
1494 __le32 ext_cca_narrow_ch40[2];
1495 __le32 ext_cca_narrow_ch80[3];
1496 __le32 ext_cca_narrow_ch160[4];
1497 __le32 last_tx_ch_width_indx;
1498 __le32 rx_detected_per_ch_width[4];
1499 __le32 success_per_ch_width[4];
1500 __le32 fail_per_ch_width[4];
1501}; /* STATISTICS_TX_CHANNEL_WIDTH_API_S_VER_1 */
1502
1503struct mvm_statistics_tx {
1504 __le32 preamble_cnt;
1505 __le32 rx_detected_cnt;
1506 __le32 bt_prio_defer_cnt;
1507 __le32 bt_prio_kill_cnt;
1508 __le32 few_bytes_cnt;
1509 __le32 cts_timeout;
1510 __le32 ack_timeout;
1511 __le32 expected_ack_cnt;
1512 __le32 actual_ack_cnt;
1513 __le32 dump_msdu_cnt;
1514 __le32 burst_abort_next_frame_mismatch_cnt;
1515 __le32 burst_abort_missing_next_frame_cnt;
1516 __le32 cts_timeout_collision;
1517 __le32 ack_or_ba_timeout_collision;
1518 struct mvm_statistics_tx_non_phy_agg agg;
1519 struct mvm_statistics_tx_channel_width channel_width;
1520} __packed; /* STATISTICS_TX_API_S_VER_4 */
1521
1522
1523struct mvm_statistics_bt_activity {
1524 __le32 hi_priority_tx_req_cnt;
1525 __le32 hi_priority_tx_denied_cnt;
1526 __le32 lo_priority_tx_req_cnt;
1527 __le32 lo_priority_tx_denied_cnt;
1528 __le32 hi_priority_rx_req_cnt;
1529 __le32 hi_priority_rx_denied_cnt;
1530 __le32 lo_priority_rx_req_cnt;
1531 __le32 lo_priority_rx_denied_cnt;
1532} __packed; /* STATISTICS_BT_ACTIVITY_API_S_VER_1 */
1533
1534struct mvm_statistics_general {
1535 struct mvm_statistics_general_common common;
1536 __le32 beacon_filtered;
1537 __le32 missed_beacons;
Andrei Otcheretianskia20fd392013-07-21 17:23:59 +03001538 __s8 beacon_filter_average_energy;
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001539 __s8 beacon_filter_reason;
1540 __s8 beacon_filter_current_energy;
1541 __s8 beacon_filter_reserved;
1542 __le32 beacon_filter_delta_time;
1543 struct mvm_statistics_bt_activity bt_activity;
1544} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1545
1546struct mvm_statistics_rx {
1547 struct mvm_statistics_rx_phy ofdm;
1548 struct mvm_statistics_rx_phy cck;
1549 struct mvm_statistics_rx_non_phy general;
1550 struct mvm_statistics_rx_ht_phy ofdm_ht;
1551} __packed; /* STATISTICS_RX_API_S_VER_3 */
1552
1553/*
1554 * STATISTICS_NOTIFICATION = 0x9d (notification only, not a command)
1555 *
1556 * By default, uCode issues this notification after receiving a beacon
1557 * while associated. To disable this behavior, set DISABLE_NOTIF flag in the
1558 * REPLY_STATISTICS_CMD 0x9c, above.
1559 *
1560 * Statistics counters continue to increment beacon after beacon, but are
1561 * cleared when changing channels or when driver issues REPLY_STATISTICS_CMD
1562 * 0x9c with CLEAR_STATS bit set (see above).
1563 *
1564 * uCode also issues this notification during scans. uCode clears statistics
1565 * appropriately so that each notification contains statistics for only the
1566 * one channel that has just been scanned.
1567 */
1568
1569struct iwl_notif_statistics { /* STATISTICS_NTFY_API_S_VER_8 */
1570 __le32 flag;
1571 struct mvm_statistics_rx rx;
1572 struct mvm_statistics_tx tx;
1573 struct mvm_statistics_general general;
1574} __packed;
1575
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +02001576/***********************************
1577 * Smart Fifo API
1578 ***********************************/
1579/* Smart Fifo state */
1580enum iwl_sf_state {
1581 SF_LONG_DELAY_ON = 0, /* should never be called by driver */
1582 SF_FULL_ON,
1583 SF_UNINIT,
1584 SF_INIT_OFF,
1585 SF_HW_NUM_STATES
1586};
1587
1588/* Smart Fifo possible scenario */
1589enum iwl_sf_scenario {
1590 SF_SCENARIO_SINGLE_UNICAST,
1591 SF_SCENARIO_AGG_UNICAST,
1592 SF_SCENARIO_MULTICAST,
1593 SF_SCENARIO_BA_RESP,
1594 SF_SCENARIO_TX_RESP,
1595 SF_NUM_SCENARIO
1596};
1597
1598#define SF_TRANSIENT_STATES_NUMBER 2 /* SF_LONG_DELAY_ON and SF_FULL_ON */
1599#define SF_NUM_TIMEOUT_TYPES 2 /* Aging timer and Idle timer */
1600
1601/* smart FIFO default values */
1602#define SF_W_MARK_SISO 4096
1603#define SF_W_MARK_MIMO2 8192
1604#define SF_W_MARK_MIMO3 6144
1605#define SF_W_MARK_LEGACY 4096
1606#define SF_W_MARK_SCAN 4096
1607
1608/* SF Scenarios timers for FULL_ON state (aligned to 32 uSec) */
1609#define SF_SINGLE_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1610#define SF_SINGLE_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1611#define SF_AGG_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1612#define SF_AGG_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1613#define SF_MCAST_IDLE_TIMER 2016 /* 2 mSec */
1614#define SF_MCAST_AGING_TIMER 10016 /* 10 mSec */
1615#define SF_BA_IDLE_TIMER 320 /* 300 uSec */
1616#define SF_BA_AGING_TIMER 2016 /* 2 mSec */
1617#define SF_TX_RE_IDLE_TIMER 320 /* 300 uSec */
1618#define SF_TX_RE_AGING_TIMER 2016 /* 2 mSec */
1619
1620#define SF_LONG_DELAY_AGING_TIMER 1000000 /* 1 Sec */
1621
Eran Harary161bdb72014-07-27 08:03:06 +03001622#define SF_CFG_DUMMY_NOTIF_OFF BIT(16)
1623
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +02001624/**
1625 * Smart Fifo configuration command.
Emmanuel Grumbach86974bf2014-07-31 14:32:37 +03001626 * @state: smart fifo state, types listed in enum %iwl_sf_sate.
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +02001627 * @watermark: Minimum allowed availabe free space in RXF for transient state.
1628 * @long_delay_timeouts: aging and idle timer values for each scenario
1629 * in long delay state.
1630 * @full_on_timeouts: timer values for each scenario in full on state.
1631 */
1632struct iwl_sf_cfg_cmd {
Emmanuel Grumbach86974bf2014-07-31 14:32:37 +03001633 __le32 state;
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +02001634 __le32 watermark[SF_TRANSIENT_STATES_NUMBER];
1635 __le32 long_delay_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1636 __le32 full_on_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1637} __packed; /* SF_CFG_API_S_VER_2 */
1638
Luciano Coelhoa0a092432014-09-04 12:29:15 +03001639/* DTS measurements */
1640
1641enum iwl_dts_measurement_flags {
1642 DTS_TRIGGER_CMD_FLAGS_TEMP = BIT(0),
1643 DTS_TRIGGER_CMD_FLAGS_VOLT = BIT(1),
1644};
1645
1646/**
1647 * iwl_dts_measurement_cmd - request DTS temperature and/or voltage measurements
1648 *
1649 * @flags: indicates which measurements we want as specified in &enum
1650 * iwl_dts_measurement_flags
1651 */
1652struct iwl_dts_measurement_cmd {
1653 __le32 flags;
1654} __packed; /* TEMPERATURE_MEASUREMENT_TRIGGER_CMD_S */
1655
1656/**
1657 * iwl_dts_measurement_notif - notification received with the measurements
1658 *
1659 * @temp: the measured temperature
1660 * @voltage: the measured voltage
1661 */
1662struct iwl_dts_measurement_notif {
1663 __le32 temp;
1664 __le32 voltage;
1665} __packed; /* TEMPERATURE_MEASUREMENT_TRIGGER_NTFY_S */
1666
Avri Altman3edf8ff2014-07-30 11:41:01 +03001667/**
1668 * enum iwl_scd_control - scheduler config command control flags
1669 * @IWL_SCD_CONTROL_RM_TID: remove TID from this queue
1670 * @IWL_SCD_CONTROL_SET_SSN: use the SSN and program it into HW
1671 */
1672enum iwl_scd_control {
1673 IWL_SCD_CONTROL_RM_TID = BIT(4),
1674 IWL_SCD_CONTROL_SET_SSN = BIT(5),
1675};
1676
1677/**
1678 * enum iwl_scd_flags - scheduler config command flags
1679 * @IWL_SCD_FLAGS_SHARE_TID: multiple TIDs map to this queue
1680 * @IWL_SCD_FLAGS_SHARE_RA: multiple RAs map to this queue
1681 * @IWL_SCD_FLAGS_DQA_ENABLED: DQA is enabled
1682 */
1683enum iwl_scd_flags {
1684 IWL_SCD_FLAGS_SHARE_TID = BIT(0),
1685 IWL_SCD_FLAGS_SHARE_RA = BIT(1),
1686 IWL_SCD_FLAGS_DQA_ENABLED = BIT(2),
1687};
1688
1689#define IWL_SCDQ_INVALID_STA 0xff
1690
1691/**
1692 * struct iwl_scd_txq_cfg_cmd - New txq hw scheduler config command
1693 * @token: dialog token addba - unused legacy
1694 * @sta_id: station id 4-bit
1695 * @tid: TID 0..7
1696 * @scd_queue: TFD queue num 0 .. 31
1697 * @enable: 1 queue enable, 0 queue disable
1698 * @aggregate: 1 aggregated queue, 0 otherwise
1699 * @tx_fifo: tx fifo num 0..7
1700 * @window: up to 64
1701 * @ssn: starting seq num 12-bit
1702 * @control: command control flags
1703 * @flags: flags - see &enum iwl_scd_flags
1704 *
1705 * Note that every time the command is sent, all parameters must
1706 * be filled with the exception of
1707 * - the SSN, which is only used with @IWL_SCD_CONTROL_SET_SSN
1708 * - the window, which is only relevant when starting aggregation
1709 */
1710struct iwl_scd_txq_cfg_cmd {
1711 u8 token;
1712 u8 sta_id;
1713 u8 tid;
1714 u8 scd_queue;
1715 u8 enable;
1716 u8 aggregate;
1717 u8 tx_fifo;
1718 u8 window;
1719 __le16 ssn;
1720 u8 control;
1721 u8 flags;
1722} __packed;
1723
Arik Nemtsov77c5d7e2014-09-11 13:10:08 +03001724/***********************************
1725 * TDLS API
1726 ***********************************/
1727
1728/* Type of TDLS request */
1729enum iwl_tdls_channel_switch_type {
1730 TDLS_SEND_CHAN_SW_REQ = 0,
1731 TDLS_SEND_CHAN_SW_RESP_AND_MOVE_CH,
1732 TDLS_MOVE_CH,
1733}; /* TDLS_STA_CHANNEL_SWITCH_CMD_TYPE_API_E_VER_1 */
1734
1735/**
1736 * Switch timing sub-element in a TDLS channel-switch command
1737 * @frame_timestamp: GP2 timestamp of channel-switch request/response packet
1738 * received from peer
1739 * @max_offchan_duration: What amount of microseconds out of a DTIM is given
1740 * to the TDLS off-channel communication. For instance if the DTIM is
1741 * 200TU and the TDLS peer is to be given 25% of the time, the value
1742 * given will be 50TU, or 50 * 1024 if translated into microseconds.
1743 * @switch_time: switch time the peer sent in its channel switch timing IE
1744 * @switch_timout: switch timeout the peer sent in its channel switch timing IE
1745 */
1746struct iwl_tdls_channel_switch_timing {
1747 __le32 frame_timestamp; /* GP2 time of peer packet Rx */
1748 __le32 max_offchan_duration; /* given in micro-seconds */
1749 __le32 switch_time; /* given in micro-seconds */
1750 __le32 switch_timeout; /* given in micro-seconds */
1751} __packed; /* TDLS_STA_CHANNEL_SWITCH_TIMING_DATA_API_S_VER_1 */
1752
1753#define IWL_TDLS_CH_SW_FRAME_MAX_SIZE 200
1754
1755/**
1756 * TDLS channel switch frame template
1757 *
1758 * A template representing a TDLS channel-switch request or response frame
1759 *
1760 * @switch_time_offset: offset to the channel switch timing IE in the template
1761 * @tx_cmd: Tx parameters for the frame
1762 * @data: frame data
1763 */
1764struct iwl_tdls_channel_switch_frame {
1765 __le32 switch_time_offset;
1766 struct iwl_tx_cmd tx_cmd;
1767 u8 data[IWL_TDLS_CH_SW_FRAME_MAX_SIZE];
1768} __packed; /* TDLS_STA_CHANNEL_SWITCH_FRAME_API_S_VER_1 */
1769
1770/**
1771 * TDLS channel switch command
1772 *
1773 * The command is sent to initiate a channel switch and also in response to
1774 * incoming TDLS channel-switch request/response packets from remote peers.
1775 *
1776 * @switch_type: see &enum iwl_tdls_channel_switch_type
1777 * @peer_sta_id: station id of TDLS peer
1778 * @ci: channel we switch to
1779 * @timing: timing related data for command
1780 * @frame: channel-switch request/response template, depending to switch_type
1781 */
1782struct iwl_tdls_channel_switch_cmd {
1783 u8 switch_type;
1784 __le32 peer_sta_id;
1785 struct iwl_fw_channel_info ci;
1786 struct iwl_tdls_channel_switch_timing timing;
1787 struct iwl_tdls_channel_switch_frame frame;
1788} __packed; /* TDLS_STA_CHANNEL_SWITCH_CMD_API_S_VER_1 */
1789
1790/**
1791 * TDLS channel switch start notification
1792 *
1793 * @status: non-zero on success
1794 * @offchannel_duration: duration given in microseconds
1795 * @sta_id: peer currently performing the channel-switch with
1796 */
1797struct iwl_tdls_channel_switch_notif {
1798 __le32 status;
1799 __le32 offchannel_duration;
1800 __le32 sta_id;
1801} __packed; /* TDLS_STA_CHANNEL_SWITCH_NTFY_API_S_VER_1 */
1802
Johannes Berg8ca151b2013-01-24 14:25:36 +01001803#endif /* __fw_api_h__ */