blob: c6ac4b208d0c31d2d160f24814b98e7efee6f762 [file] [log] [blame]
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +00001//===-- llvm/CodeGen/VirtRegMap.cpp - Virtual Register Map ----------------===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file was developed by the LLVM research group and is distributed under
6// the University of Illinois Open Source License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
Chris Lattner8c4d88d2004-09-30 01:54:45 +000010// This file implements the VirtRegMap class.
11//
12// It also contains implementations of the the Spiller interface, which, given a
13// virtual register map and a machine function, eliminates all virtual
14// references by replacing them with physical register references - adding spill
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000015// code as necessary.
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000016//
17//===----------------------------------------------------------------------===//
18
Chris Lattner8c4d88d2004-09-30 01:54:45 +000019#define DEBUG_TYPE "spiller"
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000020#include "VirtRegMap.h"
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000021#include "llvm/Function.h"
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000022#include "llvm/CodeGen/MachineFrameInfo.h"
Chris Lattner8c4d88d2004-09-30 01:54:45 +000023#include "llvm/CodeGen/MachineFunction.h"
24#include "llvm/CodeGen/SSARegMap.h"
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000025#include "llvm/Target/TargetMachine.h"
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000026#include "llvm/Target/TargetInstrInfo.h"
Reid Spencer551ccae2004-09-01 22:55:40 +000027#include "llvm/Support/CommandLine.h"
28#include "llvm/Support/Debug.h"
Chris Lattnera4f0b3a2006-08-27 12:54:02 +000029#include "llvm/Support/Compiler.h"
Evan Cheng957840b2007-02-21 02:22:03 +000030#include "llvm/ADT/BitVector.h"
Reid Spencer551ccae2004-09-01 22:55:40 +000031#include "llvm/ADT/Statistic.h"
32#include "llvm/ADT/STLExtras.h"
Chris Lattner08a4d5a2007-01-23 00:59:48 +000033#include "llvm/ADT/SmallSet.h"
Chris Lattner27f29162004-10-26 15:35:58 +000034#include <algorithm>
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000035using namespace llvm;
36
Chris Lattnercd3245a2006-12-19 22:41:21 +000037STATISTIC(NumSpills, "Number of register spills");
Evan Cheng2638e1a2007-03-20 08:13:50 +000038STATISTIC(NumReMats, "Number of re-materialization");
Evan Chengb6ca4b32007-08-14 23:25:37 +000039STATISTIC(NumDRM , "Number of re-materializable defs elided");
Chris Lattnercd3245a2006-12-19 22:41:21 +000040STATISTIC(NumStores, "Number of stores added");
41STATISTIC(NumLoads , "Number of loads added");
42STATISTIC(NumReused, "Number of values reused");
43STATISTIC(NumDSE , "Number of dead stores elided");
44STATISTIC(NumDCE , "Number of copies elided");
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +000045
Chris Lattnercd3245a2006-12-19 22:41:21 +000046namespace {
Chris Lattner8c4d88d2004-09-30 01:54:45 +000047 enum SpillerName { simple, local };
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +000048
Andrew Lenharthed41f1b2006-07-20 17:28:38 +000049 static cl::opt<SpillerName>
Chris Lattner8c4d88d2004-09-30 01:54:45 +000050 SpillerOpt("spiller",
Chris Lattner7fb64342004-10-01 19:04:51 +000051 cl::desc("Spiller to use: (default: local)"),
Chris Lattner8c4d88d2004-09-30 01:54:45 +000052 cl::Prefix,
53 cl::values(clEnumVal(simple, " simple spiller"),
54 clEnumVal(local, " local spiller"),
55 clEnumValEnd),
Chris Lattner7fb64342004-10-01 19:04:51 +000056 cl::init(local));
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000057}
58
Chris Lattner8c4d88d2004-09-30 01:54:45 +000059//===----------------------------------------------------------------------===//
60// VirtRegMap implementation
61//===----------------------------------------------------------------------===//
62
Chris Lattner29268692006-09-05 02:12:02 +000063VirtRegMap::VirtRegMap(MachineFunction &mf)
64 : TII(*mf.getTarget().getInstrInfo()), MF(mf),
Evan Cheng2638e1a2007-03-20 08:13:50 +000065 Virt2PhysMap(NO_PHYS_REG), Virt2StackSlotMap(NO_STACK_SLOT),
Evan Cheng549f27d32007-08-13 23:45:17 +000066 Virt2ReMatIdMap(NO_STACK_SLOT), ReMatMap(NULL),
Evan Cheng2638e1a2007-03-20 08:13:50 +000067 ReMatId(MAX_STACK_SLOT+1) {
Chris Lattner29268692006-09-05 02:12:02 +000068 grow();
69}
70
Chris Lattner8c4d88d2004-09-30 01:54:45 +000071void VirtRegMap::grow() {
Evan Cheng549f27d32007-08-13 23:45:17 +000072 unsigned LastVirtReg = MF.getSSARegMap()->getLastVirtReg();
73 Virt2PhysMap.grow(LastVirtReg);
74 Virt2StackSlotMap.grow(LastVirtReg);
75 Virt2ReMatIdMap.grow(LastVirtReg);
76 ReMatMap.grow(LastVirtReg);
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +000077}
78
Chris Lattner8c4d88d2004-09-30 01:54:45 +000079int VirtRegMap::assignVirt2StackSlot(unsigned virtReg) {
80 assert(MRegisterInfo::isVirtualRegister(virtReg));
Chris Lattner7f690e62004-09-30 02:15:18 +000081 assert(Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &&
Chris Lattner8c4d88d2004-09-30 01:54:45 +000082 "attempt to assign stack slot to already spilled register");
Chris Lattner7f690e62004-09-30 02:15:18 +000083 const TargetRegisterClass* RC = MF.getSSARegMap()->getRegClass(virtReg);
84 int frameIndex = MF.getFrameInfo()->CreateStackObject(RC->getSize(),
85 RC->getAlignment());
86 Virt2StackSlotMap[virtReg] = frameIndex;
Chris Lattner8c4d88d2004-09-30 01:54:45 +000087 ++NumSpills;
88 return frameIndex;
89}
90
91void VirtRegMap::assignVirt2StackSlot(unsigned virtReg, int frameIndex) {
92 assert(MRegisterInfo::isVirtualRegister(virtReg));
Chris Lattner7f690e62004-09-30 02:15:18 +000093 assert(Virt2StackSlotMap[virtReg] == NO_STACK_SLOT &&
Chris Lattner8c4d88d2004-09-30 01:54:45 +000094 "attempt to assign stack slot to already spilled register");
Evan Cheng91935142007-04-04 07:40:01 +000095 assert((frameIndex >= 0 ||
96 (frameIndex >= MF.getFrameInfo()->getObjectIndexBegin())) &&
97 "illegal fixed frame index");
Chris Lattner7f690e62004-09-30 02:15:18 +000098 Virt2StackSlotMap[virtReg] = frameIndex;
Alkis Evlogimenos38af59a2004-05-29 20:38:05 +000099}
100
Evan Cheng2638e1a2007-03-20 08:13:50 +0000101int VirtRegMap::assignVirtReMatId(unsigned virtReg) {
102 assert(MRegisterInfo::isVirtualRegister(virtReg));
Evan Cheng549f27d32007-08-13 23:45:17 +0000103 assert(Virt2ReMatIdMap[virtReg] == NO_STACK_SLOT &&
Evan Cheng2638e1a2007-03-20 08:13:50 +0000104 "attempt to assign re-mat id to already spilled register");
Evan Cheng549f27d32007-08-13 23:45:17 +0000105 Virt2ReMatIdMap[virtReg] = ReMatId;
Evan Cheng2638e1a2007-03-20 08:13:50 +0000106 return ReMatId++;
107}
108
Evan Cheng549f27d32007-08-13 23:45:17 +0000109void VirtRegMap::assignVirtReMatId(unsigned virtReg, int id) {
110 assert(MRegisterInfo::isVirtualRegister(virtReg));
111 assert(Virt2ReMatIdMap[virtReg] == NO_STACK_SLOT &&
112 "attempt to assign re-mat id to already spilled register");
113 Virt2ReMatIdMap[virtReg] = id;
114}
115
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000116void VirtRegMap::virtFolded(unsigned VirtReg, MachineInstr *OldMI,
Chris Lattner35f27052006-05-01 21:16:03 +0000117 unsigned OpNo, MachineInstr *NewMI) {
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000118 // Move previous memory references folded to new instruction.
119 MI2VirtMapTy::iterator IP = MI2VirtMap.lower_bound(NewMI);
Misha Brukmanedf128a2005-04-21 22:36:52 +0000120 for (MI2VirtMapTy::iterator I = MI2VirtMap.lower_bound(OldMI),
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000121 E = MI2VirtMap.end(); I != E && I->first == OldMI; ) {
122 MI2VirtMap.insert(IP, std::make_pair(NewMI, I->second));
Chris Lattnerdbea9732004-09-30 16:35:08 +0000123 MI2VirtMap.erase(I++);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000124 }
Chris Lattnerdbea9732004-09-30 16:35:08 +0000125
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000126 ModRef MRInfo;
Evan Cheng5c2a4602006-12-08 08:02:34 +0000127 const TargetInstrDescriptor *TID = OldMI->getInstrDescriptor();
128 if (TID->getOperandConstraint(OpNo, TOI::TIED_TO) != -1 ||
Evan Chengcc22a7a2006-12-08 18:45:48 +0000129 TID->findTiedToSrcOperand(OpNo) != -1) {
Chris Lattner29268692006-09-05 02:12:02 +0000130 // Folded a two-address operand.
131 MRInfo = isModRef;
132 } else if (OldMI->getOperand(OpNo).isDef()) {
133 MRInfo = isMod;
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000134 } else {
Chris Lattner29268692006-09-05 02:12:02 +0000135 MRInfo = isRef;
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000136 }
Alkis Evlogimenos5f375022004-03-01 20:05:10 +0000137
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000138 // add new memory reference
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000139 MI2VirtMap.insert(IP, std::make_pair(NewMI, std::make_pair(VirtReg, MRInfo)));
Alkis Evlogimenos5f375022004-03-01 20:05:10 +0000140}
141
Chris Lattner7f690e62004-09-30 02:15:18 +0000142void VirtRegMap::print(std::ostream &OS) const {
143 const MRegisterInfo* MRI = MF.getTarget().getRegisterInfo();
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +0000144
Chris Lattner7f690e62004-09-30 02:15:18 +0000145 OS << "********** REGISTER MAP **********\n";
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000146 for (unsigned i = MRegisterInfo::FirstVirtualRegister,
Chris Lattner7f690e62004-09-30 02:15:18 +0000147 e = MF.getSSARegMap()->getLastVirtReg(); i <= e; ++i) {
148 if (Virt2PhysMap[i] != (unsigned)VirtRegMap::NO_PHYS_REG)
149 OS << "[reg" << i << " -> " << MRI->getName(Virt2PhysMap[i]) << "]\n";
Misha Brukmanedf128a2005-04-21 22:36:52 +0000150
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000151 }
152
153 for (unsigned i = MRegisterInfo::FirstVirtualRegister,
Chris Lattner7f690e62004-09-30 02:15:18 +0000154 e = MF.getSSARegMap()->getLastVirtReg(); i <= e; ++i)
155 if (Virt2StackSlotMap[i] != VirtRegMap::NO_STACK_SLOT)
156 OS << "[reg" << i << " -> fi#" << Virt2StackSlotMap[i] << "]\n";
157 OS << '\n';
Alkis Evlogimenos34d9bc92004-02-23 23:08:11 +0000158}
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +0000159
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000160void VirtRegMap::dump() const {
Bill Wendling5c7e3262006-12-17 05:15:13 +0000161 print(DOUT);
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000162}
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +0000163
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000164
165//===----------------------------------------------------------------------===//
166// Simple Spiller Implementation
167//===----------------------------------------------------------------------===//
168
169Spiller::~Spiller() {}
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +0000170
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +0000171namespace {
Chris Lattnerf8c68f62006-06-28 22:17:39 +0000172 struct VISIBILITY_HIDDEN SimpleSpiller : public Spiller {
Chris Lattner35f27052006-05-01 21:16:03 +0000173 bool runOnMachineFunction(MachineFunction& mf, VirtRegMap &VRM);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000174 };
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +0000175}
176
Chris Lattner35f27052006-05-01 21:16:03 +0000177bool SimpleSpiller::runOnMachineFunction(MachineFunction &MF, VirtRegMap &VRM) {
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000178 DOUT << "********** REWRITE MACHINE CODE **********\n";
179 DOUT << "********** Function: " << MF.getFunction()->getName() << '\n';
Chris Lattnerb0f31bf2005-01-23 22:45:13 +0000180 const TargetMachine &TM = MF.getTarget();
181 const MRegisterInfo &MRI = *TM.getRegisterInfo();
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000182
Chris Lattner4ea1b822004-09-30 02:33:48 +0000183 // LoadedRegs - Keep track of which vregs are loaded, so that we only load
184 // each vreg once (in the case where a spilled vreg is used by multiple
185 // operands). This is always smaller than the number of operands to the
186 // current machine instr, so it should be small.
187 std::vector<unsigned> LoadedRegs;
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000188
Chris Lattner0fc27cc2004-09-30 02:59:33 +0000189 for (MachineFunction::iterator MBBI = MF.begin(), E = MF.end();
190 MBBI != E; ++MBBI) {
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000191 DOUT << MBBI->getBasicBlock()->getName() << ":\n";
Chris Lattner0fc27cc2004-09-30 02:59:33 +0000192 MachineBasicBlock &MBB = *MBBI;
193 for (MachineBasicBlock::iterator MII = MBB.begin(),
194 E = MBB.end(); MII != E; ++MII) {
195 MachineInstr &MI = *MII;
196 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
Chris Lattner7fb64342004-10-01 19:04:51 +0000197 MachineOperand &MO = MI.getOperand(i);
Chris Lattner886dd912005-04-04 21:35:34 +0000198 if (MO.isRegister() && MO.getReg())
199 if (MRegisterInfo::isVirtualRegister(MO.getReg())) {
200 unsigned VirtReg = MO.getReg();
201 unsigned PhysReg = VRM.getPhys(VirtReg);
Evan Cheng549f27d32007-08-13 23:45:17 +0000202 if (!VRM.isAssignedReg(VirtReg)) {
Chris Lattner886dd912005-04-04 21:35:34 +0000203 int StackSlot = VRM.getStackSlot(VirtReg);
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000204 const TargetRegisterClass* RC =
205 MF.getSSARegMap()->getRegClass(VirtReg);
Misha Brukmanedf128a2005-04-21 22:36:52 +0000206
Chris Lattner886dd912005-04-04 21:35:34 +0000207 if (MO.isUse() &&
208 std::find(LoadedRegs.begin(), LoadedRegs.end(), VirtReg)
209 == LoadedRegs.end()) {
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000210 MRI.loadRegFromStackSlot(MBB, &MI, PhysReg, StackSlot, RC);
Chris Lattner886dd912005-04-04 21:35:34 +0000211 LoadedRegs.push_back(VirtReg);
212 ++NumLoads;
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000213 DOUT << '\t' << *prior(MII);
Chris Lattner886dd912005-04-04 21:35:34 +0000214 }
Misha Brukmanedf128a2005-04-21 22:36:52 +0000215
Chris Lattner886dd912005-04-04 21:35:34 +0000216 if (MO.isDef()) {
Chris Lattnerbf9716b2005-09-30 01:29:00 +0000217 MRI.storeRegToStackSlot(MBB, next(MII), PhysReg, StackSlot, RC);
Chris Lattner886dd912005-04-04 21:35:34 +0000218 ++NumStores;
219 }
Chris Lattner0fc27cc2004-09-30 02:59:33 +0000220 }
Evan Cheng6c087e52007-04-25 22:13:27 +0000221 MF.setPhysRegUsed(PhysReg);
Chris Lattnere53f4a02006-05-04 17:52:23 +0000222 MI.getOperand(i).setReg(PhysReg);
Chris Lattner886dd912005-04-04 21:35:34 +0000223 } else {
Evan Cheng6c087e52007-04-25 22:13:27 +0000224 MF.setPhysRegUsed(MO.getReg());
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000225 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000226 }
Chris Lattner886dd912005-04-04 21:35:34 +0000227
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000228 DOUT << '\t' << MI;
Chris Lattner4ea1b822004-09-30 02:33:48 +0000229 LoadedRegs.clear();
Alkis Evlogimenosdd420e02004-03-01 23:18:15 +0000230 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000231 }
232 return true;
233}
234
235//===----------------------------------------------------------------------===//
236// Local Spiller Implementation
237//===----------------------------------------------------------------------===//
238
239namespace {
Chris Lattner7fb64342004-10-01 19:04:51 +0000240 /// LocalSpiller - This spiller does a simple pass over the machine basic
241 /// block to attempt to keep spills in registers as much as possible for
242 /// blocks that have low register pressure (the vreg may be spilled due to
243 /// register pressure in other blocks).
Chris Lattnerf8c68f62006-06-28 22:17:39 +0000244 class VISIBILITY_HIDDEN LocalSpiller : public Spiller {
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000245 const MRegisterInfo *MRI;
Chris Lattner7fb64342004-10-01 19:04:51 +0000246 const TargetInstrInfo *TII;
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000247 public:
Chris Lattner35f27052006-05-01 21:16:03 +0000248 bool runOnMachineFunction(MachineFunction &MF, VirtRegMap &VRM) {
Chris Lattner7fb64342004-10-01 19:04:51 +0000249 MRI = MF.getTarget().getRegisterInfo();
250 TII = MF.getTarget().getInstrInfo();
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000251 DOUT << "\n**** Local spiller rewriting function '"
252 << MF.getFunction()->getName() << "':\n";
David Greene04fa32f2007-09-06 16:36:39 +0000253 DOUT << "**** Machine Instrs (NOTE! Does not include spills and reloads!) ****\n";
254 DEBUG(MF.dump());
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000255
Chris Lattner7fb64342004-10-01 19:04:51 +0000256 for (MachineFunction::iterator MBB = MF.begin(), E = MF.end();
257 MBB != E; ++MBB)
Evan Cheng549f27d32007-08-13 23:45:17 +0000258 RewriteMBB(*MBB, VRM);
David Greene04fa32f2007-09-06 16:36:39 +0000259
260 DOUT << "**** Post Machine Instrs ****\n";
261 DEBUG(MF.dump());
262
Chris Lattner7fb64342004-10-01 19:04:51 +0000263 return true;
264 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000265 private:
Evan Cheng549f27d32007-08-13 23:45:17 +0000266 void RewriteMBB(MachineBasicBlock &MBB, VirtRegMap &VRM);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000267 };
268}
269
Chris Lattner66cf80f2006-02-03 23:13:58 +0000270/// AvailableSpills - As the local spiller is scanning and rewriting an MBB from
Evan Cheng549f27d32007-08-13 23:45:17 +0000271/// top down, keep track of which spills slots or remat are available in each
272/// register.
Chris Lattner593c9582006-02-03 23:28:46 +0000273///
274/// Note that not all physregs are created equal here. In particular, some
275/// physregs are reloads that we are allowed to clobber or ignore at any time.
276/// Other physregs are values that the register allocated program is using that
277/// we cannot CHANGE, but we can read if we like. We keep track of this on a
Evan Cheng549f27d32007-08-13 23:45:17 +0000278/// per-stack-slot / remat id basis as the low bit in the value of the
279/// SpillSlotsAvailable entries. The predicate 'canClobberPhysReg()' checks
280/// this bit and addAvailable sets it if.
Chris Lattnerf8c68f62006-06-28 22:17:39 +0000281namespace {
282class VISIBILITY_HIDDEN AvailableSpills {
Chris Lattner66cf80f2006-02-03 23:13:58 +0000283 const MRegisterInfo *MRI;
284 const TargetInstrInfo *TII;
285
Evan Cheng549f27d32007-08-13 23:45:17 +0000286 // SpillSlotsOrReMatsAvailable - This map keeps track of all of the spilled
287 // or remat'ed virtual register values that are still available, due to being
288 // loaded or stored to, but not invalidated yet.
289 std::map<int, unsigned> SpillSlotsOrReMatsAvailable;
Chris Lattner66cf80f2006-02-03 23:13:58 +0000290
Evan Cheng549f27d32007-08-13 23:45:17 +0000291 // PhysRegsAvailable - This is the inverse of SpillSlotsOrReMatsAvailable,
292 // indicating which stack slot values are currently held by a physreg. This
293 // is used to invalidate entries in SpillSlotsOrReMatsAvailable when a
294 // physreg is modified.
Chris Lattner66cf80f2006-02-03 23:13:58 +0000295 std::multimap<unsigned, int> PhysRegsAvailable;
296
Evan Cheng7a0d51c2006-12-14 07:54:05 +0000297 void disallowClobberPhysRegOnly(unsigned PhysReg);
298
Chris Lattner66cf80f2006-02-03 23:13:58 +0000299 void ClobberPhysRegOnly(unsigned PhysReg);
300public:
301 AvailableSpills(const MRegisterInfo *mri, const TargetInstrInfo *tii)
302 : MRI(mri), TII(tii) {
303 }
304
Evan Cheng91e23902007-02-23 01:13:26 +0000305 const MRegisterInfo *getRegInfo() const { return MRI; }
306
Evan Cheng549f27d32007-08-13 23:45:17 +0000307 /// getSpillSlotOrReMatPhysReg - If the specified stack slot or remat is
308 /// available in a physical register, return that PhysReg, otherwise
309 /// return 0.
310 unsigned getSpillSlotOrReMatPhysReg(int Slot) const {
311 std::map<int, unsigned>::const_iterator I =
312 SpillSlotsOrReMatsAvailable.find(Slot);
313 if (I != SpillSlotsOrReMatsAvailable.end()) {
Evan Chengb9591c62007-07-11 08:47:44 +0000314 return I->second >> 1; // Remove the CanClobber bit.
Evan Cheng91e23902007-02-23 01:13:26 +0000315 }
Chris Lattner66cf80f2006-02-03 23:13:58 +0000316 return 0;
317 }
Evan Chengde4e9422007-02-25 09:51:27 +0000318
Evan Cheng549f27d32007-08-13 23:45:17 +0000319 /// addAvailable - Mark that the specified stack slot / remat is available in
320 /// the specified physreg. If CanClobber is true, the physreg can be modified
321 /// at any time without changing the semantics of the program.
322 void addAvailable(int SlotOrReMat, MachineInstr *MI, unsigned Reg,
Evan Cheng91e23902007-02-23 01:13:26 +0000323 bool CanClobber = true) {
Chris Lattner86662492006-02-03 23:50:46 +0000324 // If this stack slot is thought to be available in some other physreg,
325 // remove its record.
Evan Cheng549f27d32007-08-13 23:45:17 +0000326 ModifyStackSlotOrReMat(SlotOrReMat);
Chris Lattner86662492006-02-03 23:50:46 +0000327
Evan Cheng549f27d32007-08-13 23:45:17 +0000328 PhysRegsAvailable.insert(std::make_pair(Reg, SlotOrReMat));
Evan Cheng90a43c32007-08-15 20:20:34 +0000329 SpillSlotsOrReMatsAvailable[SlotOrReMat]= (Reg << 1) | (unsigned)CanClobber;
Chris Lattner66cf80f2006-02-03 23:13:58 +0000330
Evan Cheng549f27d32007-08-13 23:45:17 +0000331 if (SlotOrReMat > VirtRegMap::MAX_STACK_SLOT)
332 DOUT << "Remembering RM#" << SlotOrReMat-VirtRegMap::MAX_STACK_SLOT-1;
Evan Cheng2638e1a2007-03-20 08:13:50 +0000333 else
Evan Cheng549f27d32007-08-13 23:45:17 +0000334 DOUT << "Remembering SS#" << SlotOrReMat;
Evan Cheng2638e1a2007-03-20 08:13:50 +0000335 DOUT << " in physreg " << MRI->getName(Reg) << "\n";
Chris Lattner66cf80f2006-02-03 23:13:58 +0000336 }
Evan Cheng7a0d51c2006-12-14 07:54:05 +0000337
Chris Lattner593c9582006-02-03 23:28:46 +0000338 /// canClobberPhysReg - Return true if the spiller is allowed to change the
339 /// value of the specified stackslot register if it desires. The specified
340 /// stack slot must be available in a physreg for this query to make sense.
Evan Cheng549f27d32007-08-13 23:45:17 +0000341 bool canClobberPhysReg(int SlotOrReMat) const {
Evan Cheng90a43c32007-08-15 20:20:34 +0000342 assert(SpillSlotsOrReMatsAvailable.count(SlotOrReMat) &&
343 "Value not available!");
Evan Cheng549f27d32007-08-13 23:45:17 +0000344 return SpillSlotsOrReMatsAvailable.find(SlotOrReMat)->second & 1;
Chris Lattner593c9582006-02-03 23:28:46 +0000345 }
Chris Lattner66cf80f2006-02-03 23:13:58 +0000346
Evan Cheng7a0d51c2006-12-14 07:54:05 +0000347 /// disallowClobberPhysReg - Unset the CanClobber bit of the specified
348 /// stackslot register. The register is still available but is no longer
349 /// allowed to be modifed.
350 void disallowClobberPhysReg(unsigned PhysReg);
351
Chris Lattner66cf80f2006-02-03 23:13:58 +0000352 /// ClobberPhysReg - This is called when the specified physreg changes
353 /// value. We use this to invalidate any info about stuff we thing lives in
354 /// it and any of its aliases.
355 void ClobberPhysReg(unsigned PhysReg);
356
Evan Cheng90a43c32007-08-15 20:20:34 +0000357 /// ModifyStackSlotOrReMat - This method is called when the value in a stack
358 /// slot changes. This removes information about which register the previous
359 /// value for this slot lives in (as the previous value is dead now).
Evan Cheng549f27d32007-08-13 23:45:17 +0000360 void ModifyStackSlotOrReMat(int SlotOrReMat);
Chris Lattner66cf80f2006-02-03 23:13:58 +0000361};
Chris Lattnerf8c68f62006-06-28 22:17:39 +0000362}
Chris Lattner66cf80f2006-02-03 23:13:58 +0000363
Evan Cheng7a0d51c2006-12-14 07:54:05 +0000364/// disallowClobberPhysRegOnly - Unset the CanClobber bit of the specified
365/// stackslot register. The register is still available but is no longer
366/// allowed to be modifed.
367void AvailableSpills::disallowClobberPhysRegOnly(unsigned PhysReg) {
368 std::multimap<unsigned, int>::iterator I =
369 PhysRegsAvailable.lower_bound(PhysReg);
370 while (I != PhysRegsAvailable.end() && I->first == PhysReg) {
Evan Cheng549f27d32007-08-13 23:45:17 +0000371 int SlotOrReMat = I->second;
Evan Cheng7a0d51c2006-12-14 07:54:05 +0000372 I++;
Evan Cheng549f27d32007-08-13 23:45:17 +0000373 assert((SpillSlotsOrReMatsAvailable[SlotOrReMat] >> 1) == PhysReg &&
Evan Cheng7a0d51c2006-12-14 07:54:05 +0000374 "Bidirectional map mismatch!");
Evan Cheng549f27d32007-08-13 23:45:17 +0000375 SpillSlotsOrReMatsAvailable[SlotOrReMat] &= ~1;
Evan Cheng7a0d51c2006-12-14 07:54:05 +0000376 DOUT << "PhysReg " << MRI->getName(PhysReg)
377 << " copied, it is available for use but can no longer be modified\n";
378 }
379}
380
381/// disallowClobberPhysReg - Unset the CanClobber bit of the specified
382/// stackslot register and its aliases. The register and its aliases may
383/// still available but is no longer allowed to be modifed.
384void AvailableSpills::disallowClobberPhysReg(unsigned PhysReg) {
385 for (const unsigned *AS = MRI->getAliasSet(PhysReg); *AS; ++AS)
386 disallowClobberPhysRegOnly(*AS);
387 disallowClobberPhysRegOnly(PhysReg);
388}
389
Chris Lattner66cf80f2006-02-03 23:13:58 +0000390/// ClobberPhysRegOnly - This is called when the specified physreg changes
391/// value. We use this to invalidate any info about stuff we thing lives in it.
392void AvailableSpills::ClobberPhysRegOnly(unsigned PhysReg) {
393 std::multimap<unsigned, int>::iterator I =
394 PhysRegsAvailable.lower_bound(PhysReg);
Chris Lattner07cf1412006-02-03 00:36:31 +0000395 while (I != PhysRegsAvailable.end() && I->first == PhysReg) {
Evan Cheng549f27d32007-08-13 23:45:17 +0000396 int SlotOrReMat = I->second;
Chris Lattner07cf1412006-02-03 00:36:31 +0000397 PhysRegsAvailable.erase(I++);
Evan Cheng549f27d32007-08-13 23:45:17 +0000398 assert((SpillSlotsOrReMatsAvailable[SlotOrReMat] >> 1) == PhysReg &&
Chris Lattner66cf80f2006-02-03 23:13:58 +0000399 "Bidirectional map mismatch!");
Evan Cheng549f27d32007-08-13 23:45:17 +0000400 SpillSlotsOrReMatsAvailable.erase(SlotOrReMat);
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000401 DOUT << "PhysReg " << MRI->getName(PhysReg)
Evan Cheng2638e1a2007-03-20 08:13:50 +0000402 << " clobbered, invalidating ";
Evan Cheng549f27d32007-08-13 23:45:17 +0000403 if (SlotOrReMat > VirtRegMap::MAX_STACK_SLOT)
404 DOUT << "RM#" << SlotOrReMat-VirtRegMap::MAX_STACK_SLOT-1 << "\n";
Evan Cheng2638e1a2007-03-20 08:13:50 +0000405 else
Evan Cheng549f27d32007-08-13 23:45:17 +0000406 DOUT << "SS#" << SlotOrReMat << "\n";
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000407 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000408}
409
Chris Lattner66cf80f2006-02-03 23:13:58 +0000410/// ClobberPhysReg - This is called when the specified physreg changes
411/// value. We use this to invalidate any info about stuff we thing lives in
412/// it and any of its aliases.
413void AvailableSpills::ClobberPhysReg(unsigned PhysReg) {
Chris Lattner7fb64342004-10-01 19:04:51 +0000414 for (const unsigned *AS = MRI->getAliasSet(PhysReg); *AS; ++AS)
Chris Lattner66cf80f2006-02-03 23:13:58 +0000415 ClobberPhysRegOnly(*AS);
416 ClobberPhysRegOnly(PhysReg);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000417}
418
Evan Cheng90a43c32007-08-15 20:20:34 +0000419/// ModifyStackSlotOrReMat - This method is called when the value in a stack
420/// slot changes. This removes information about which register the previous
421/// value for this slot lives in (as the previous value is dead now).
Evan Cheng549f27d32007-08-13 23:45:17 +0000422void AvailableSpills::ModifyStackSlotOrReMat(int SlotOrReMat) {
Evan Cheng90a43c32007-08-15 20:20:34 +0000423 std::map<int, unsigned>::iterator It =
424 SpillSlotsOrReMatsAvailable.find(SlotOrReMat);
Evan Cheng549f27d32007-08-13 23:45:17 +0000425 if (It == SpillSlotsOrReMatsAvailable.end()) return;
Evan Chengb9591c62007-07-11 08:47:44 +0000426 unsigned Reg = It->second >> 1;
Evan Cheng549f27d32007-08-13 23:45:17 +0000427 SpillSlotsOrReMatsAvailable.erase(It);
Chris Lattner07cf1412006-02-03 00:36:31 +0000428
429 // This register may hold the value of multiple stack slots, only remove this
430 // stack slot from the set of values the register contains.
431 std::multimap<unsigned, int>::iterator I = PhysRegsAvailable.lower_bound(Reg);
432 for (; ; ++I) {
433 assert(I != PhysRegsAvailable.end() && I->first == Reg &&
434 "Map inverse broken!");
Evan Cheng549f27d32007-08-13 23:45:17 +0000435 if (I->second == SlotOrReMat) break;
Chris Lattner07cf1412006-02-03 00:36:31 +0000436 }
437 PhysRegsAvailable.erase(I);
438}
439
440
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000441
Evan Cheng28bb4622007-07-11 19:17:18 +0000442/// InvalidateKills - MI is going to be deleted. If any of its operands are
443/// marked kill, then invalidate the information.
444static void InvalidateKills(MachineInstr &MI, BitVector &RegKills,
Evan Chengc91f0b82007-08-14 20:23:13 +0000445 std::vector<MachineOperand*> &KillOps,
Evan Chengb6ca4b32007-08-14 23:25:37 +0000446 SmallVector<unsigned, 1> *KillRegs = NULL) {
Evan Cheng28bb4622007-07-11 19:17:18 +0000447 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
448 MachineOperand &MO = MI.getOperand(i);
Dan Gohman92dfe202007-09-14 20:33:02 +0000449 if (!MO.isRegister() || !MO.isUse() || !MO.isKill())
Evan Cheng28bb4622007-07-11 19:17:18 +0000450 continue;
451 unsigned Reg = MO.getReg();
Evan Chengb6ca4b32007-08-14 23:25:37 +0000452 if (KillRegs)
453 KillRegs->push_back(Reg);
Evan Cheng28bb4622007-07-11 19:17:18 +0000454 if (KillOps[Reg] == &MO) {
455 RegKills.reset(Reg);
456 KillOps[Reg] = NULL;
457 }
458 }
459}
460
Evan Chengb6ca4b32007-08-14 23:25:37 +0000461/// InvalidateRegDef - If the def operand of the specified def MI is now dead
462/// (since it's spill instruction is removed), mark it isDead. Also checks if
463/// the def MI has other definition operands that are not dead. Returns it by
464/// reference.
465static bool InvalidateRegDef(MachineBasicBlock::iterator I,
466 MachineInstr &NewDef, unsigned Reg,
467 bool &HasLiveDef) {
468 // Due to remat, it's possible this reg isn't being reused. That is,
469 // the def of this reg (by prev MI) is now dead.
470 MachineInstr *DefMI = I;
471 MachineOperand *DefOp = NULL;
472 for (unsigned i = 0, e = DefMI->getNumOperands(); i != e; ++i) {
473 MachineOperand &MO = DefMI->getOperand(i);
Dan Gohman92dfe202007-09-14 20:33:02 +0000474 if (MO.isRegister() && MO.isDef()) {
Evan Chengb6ca4b32007-08-14 23:25:37 +0000475 if (MO.getReg() == Reg)
476 DefOp = &MO;
477 else if (!MO.isDead())
478 HasLiveDef = true;
479 }
480 }
481 if (!DefOp)
482 return false;
483
484 bool FoundUse = false, Done = false;
485 MachineBasicBlock::iterator E = NewDef;
486 ++I; ++E;
487 for (; !Done && I != E; ++I) {
488 MachineInstr *NMI = I;
489 for (unsigned j = 0, ee = NMI->getNumOperands(); j != ee; ++j) {
490 MachineOperand &MO = NMI->getOperand(j);
Dan Gohman92dfe202007-09-14 20:33:02 +0000491 if (!MO.isRegister() || MO.getReg() != Reg)
Evan Chengb6ca4b32007-08-14 23:25:37 +0000492 continue;
493 if (MO.isUse())
494 FoundUse = true;
495 Done = true; // Stop after scanning all the operands of this MI.
496 }
497 }
498 if (!FoundUse) {
499 // Def is dead!
500 DefOp->setIsDead();
501 return true;
502 }
503 return false;
504}
505
Evan Cheng28bb4622007-07-11 19:17:18 +0000506/// UpdateKills - Track and update kill info. If a MI reads a register that is
507/// marked kill, then it must be due to register reuse. Transfer the kill info
508/// over.
509static void UpdateKills(MachineInstr &MI, BitVector &RegKills,
510 std::vector<MachineOperand*> &KillOps) {
511 const TargetInstrDescriptor *TID = MI.getInstrDescriptor();
512 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
513 MachineOperand &MO = MI.getOperand(i);
Dan Gohman92dfe202007-09-14 20:33:02 +0000514 if (!MO.isRegister() || !MO.isUse())
Evan Cheng28bb4622007-07-11 19:17:18 +0000515 continue;
516 unsigned Reg = MO.getReg();
517 if (Reg == 0)
518 continue;
519
520 if (RegKills[Reg]) {
521 // That can't be right. Register is killed but not re-defined and it's
522 // being reused. Let's fix that.
523 KillOps[Reg]->unsetIsKill();
524 if (i < TID->numOperands &&
525 TID->getOperandConstraint(i, TOI::TIED_TO) == -1)
526 // Unless it's a two-address operand, this is the new kill.
527 MO.setIsKill();
528 }
529
530 if (MO.isKill()) {
531 RegKills.set(Reg);
532 KillOps[Reg] = &MO;
533 }
534 }
535
536 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
537 const MachineOperand &MO = MI.getOperand(i);
Dan Gohman92dfe202007-09-14 20:33:02 +0000538 if (!MO.isRegister() || !MO.isDef())
Evan Cheng28bb4622007-07-11 19:17:18 +0000539 continue;
540 unsigned Reg = MO.getReg();
541 RegKills.reset(Reg);
542 KillOps[Reg] = NULL;
543 }
544}
545
546
Chris Lattner7fb64342004-10-01 19:04:51 +0000547// ReusedOp - For each reused operand, we keep track of a bit of information, in
548// case we need to rollback upon processing a new operand. See comments below.
549namespace {
550 struct ReusedOp {
551 // The MachineInstr operand that reused an available value.
552 unsigned Operand;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000553
Evan Cheng549f27d32007-08-13 23:45:17 +0000554 // StackSlotOrReMat - The spill slot or remat id of the value being reused.
555 unsigned StackSlotOrReMat;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000556
Chris Lattner7fb64342004-10-01 19:04:51 +0000557 // PhysRegReused - The physical register the value was available in.
558 unsigned PhysRegReused;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000559
Chris Lattner7fb64342004-10-01 19:04:51 +0000560 // AssignedPhysReg - The physreg that was assigned for use by the reload.
561 unsigned AssignedPhysReg;
Chris Lattner8a61a752005-10-06 17:19:06 +0000562
563 // VirtReg - The virtual register itself.
564 unsigned VirtReg;
Misha Brukmanedf128a2005-04-21 22:36:52 +0000565
Chris Lattner8a61a752005-10-06 17:19:06 +0000566 ReusedOp(unsigned o, unsigned ss, unsigned prr, unsigned apr,
567 unsigned vreg)
Evan Cheng90a43c32007-08-15 20:20:34 +0000568 : Operand(o), StackSlotOrReMat(ss), PhysRegReused(prr),
569 AssignedPhysReg(apr), VirtReg(vreg) {}
Chris Lattner7fb64342004-10-01 19:04:51 +0000570 };
Chris Lattner540fec62006-02-25 01:51:33 +0000571
572 /// ReuseInfo - This maintains a collection of ReuseOp's for each operand that
573 /// is reused instead of reloaded.
Chris Lattnerf8c68f62006-06-28 22:17:39 +0000574 class VISIBILITY_HIDDEN ReuseInfo {
Chris Lattner540fec62006-02-25 01:51:33 +0000575 MachineInstr &MI;
576 std::vector<ReusedOp> Reuses;
Evan Cheng957840b2007-02-21 02:22:03 +0000577 BitVector PhysRegsClobbered;
Chris Lattner540fec62006-02-25 01:51:33 +0000578 public:
Evan Chenge077ef62006-11-04 00:21:55 +0000579 ReuseInfo(MachineInstr &mi, const MRegisterInfo *mri) : MI(mi) {
Evan Cheng957840b2007-02-21 02:22:03 +0000580 PhysRegsClobbered.resize(mri->getNumRegs());
Evan Chenge077ef62006-11-04 00:21:55 +0000581 }
Chris Lattner540fec62006-02-25 01:51:33 +0000582
583 bool hasReuses() const {
584 return !Reuses.empty();
585 }
586
587 /// addReuse - If we choose to reuse a virtual register that is already
588 /// available instead of reloading it, remember that we did so.
Evan Cheng549f27d32007-08-13 23:45:17 +0000589 void addReuse(unsigned OpNo, unsigned StackSlotOrReMat,
Chris Lattner540fec62006-02-25 01:51:33 +0000590 unsigned PhysRegReused, unsigned AssignedPhysReg,
591 unsigned VirtReg) {
592 // If the reload is to the assigned register anyway, no undo will be
593 // required.
594 if (PhysRegReused == AssignedPhysReg) return;
595
596 // Otherwise, remember this.
Evan Cheng549f27d32007-08-13 23:45:17 +0000597 Reuses.push_back(ReusedOp(OpNo, StackSlotOrReMat, PhysRegReused,
Chris Lattner540fec62006-02-25 01:51:33 +0000598 AssignedPhysReg, VirtReg));
599 }
Evan Chenge077ef62006-11-04 00:21:55 +0000600
601 void markClobbered(unsigned PhysReg) {
Evan Cheng957840b2007-02-21 02:22:03 +0000602 PhysRegsClobbered.set(PhysReg);
Evan Chenge077ef62006-11-04 00:21:55 +0000603 }
604
605 bool isClobbered(unsigned PhysReg) const {
Evan Cheng957840b2007-02-21 02:22:03 +0000606 return PhysRegsClobbered.test(PhysReg);
Evan Chenge077ef62006-11-04 00:21:55 +0000607 }
Chris Lattner540fec62006-02-25 01:51:33 +0000608
609 /// GetRegForReload - We are about to emit a reload into PhysReg. If there
610 /// is some other operand that is using the specified register, either pick
611 /// a new register to use, or evict the previous reload and use this reg.
612 unsigned GetRegForReload(unsigned PhysReg, MachineInstr *MI,
613 AvailableSpills &Spills,
Evan Chengfff3e192007-08-14 09:11:18 +0000614 std::vector<MachineInstr*> &MaybeDeadStores,
Evan Cheng28bb4622007-07-11 19:17:18 +0000615 SmallSet<unsigned, 8> &Rejected,
616 BitVector &RegKills,
Evan Cheng549f27d32007-08-13 23:45:17 +0000617 std::vector<MachineOperand*> &KillOps,
618 VirtRegMap &VRM) {
Chris Lattner540fec62006-02-25 01:51:33 +0000619 if (Reuses.empty()) return PhysReg; // This is most often empty.
620
621 for (unsigned ro = 0, e = Reuses.size(); ro != e; ++ro) {
622 ReusedOp &Op = Reuses[ro];
623 // If we find some other reuse that was supposed to use this register
624 // exactly for its reload, we can change this reload to use ITS reload
Evan Cheng3c82cab2007-01-19 22:40:14 +0000625 // register. That is, unless its reload register has already been
626 // considered and subsequently rejected because it has also been reused
627 // by another operand.
628 if (Op.PhysRegReused == PhysReg &&
629 Rejected.count(Op.AssignedPhysReg) == 0) {
Chris Lattner540fec62006-02-25 01:51:33 +0000630 // Yup, use the reload register that we didn't use before.
Evan Cheng3c82cab2007-01-19 22:40:14 +0000631 unsigned NewReg = Op.AssignedPhysReg;
632 Rejected.insert(PhysReg);
Evan Cheng28bb4622007-07-11 19:17:18 +0000633 return GetRegForReload(NewReg, MI, Spills, MaybeDeadStores, Rejected,
Evan Cheng549f27d32007-08-13 23:45:17 +0000634 RegKills, KillOps, VRM);
Chris Lattner540fec62006-02-25 01:51:33 +0000635 } else {
636 // Otherwise, we might also have a problem if a previously reused
637 // value aliases the new register. If so, codegen the previous reload
638 // and use this one.
639 unsigned PRRU = Op.PhysRegReused;
640 const MRegisterInfo *MRI = Spills.getRegInfo();
641 if (MRI->areAliases(PRRU, PhysReg)) {
642 // Okay, we found out that an alias of a reused register
643 // was used. This isn't good because it means we have
644 // to undo a previous reuse.
645 MachineBasicBlock *MBB = MI->getParent();
646 const TargetRegisterClass *AliasRC =
Chris Lattner28bad082006-02-25 02:17:31 +0000647 MBB->getParent()->getSSARegMap()->getRegClass(Op.VirtReg);
648
649 // Copy Op out of the vector and remove it, we're going to insert an
650 // explicit load for it.
651 ReusedOp NewOp = Op;
652 Reuses.erase(Reuses.begin()+ro);
653
654 // Ok, we're going to try to reload the assigned physreg into the
655 // slot that we were supposed to in the first place. However, that
656 // register could hold a reuse. Check to see if it conflicts or
657 // would prefer us to use a different register.
658 unsigned NewPhysReg = GetRegForReload(NewOp.AssignedPhysReg,
Evan Cheng28bb4622007-07-11 19:17:18 +0000659 MI, Spills, MaybeDeadStores,
Evan Cheng549f27d32007-08-13 23:45:17 +0000660 Rejected, RegKills, KillOps, VRM);
Chris Lattner28bad082006-02-25 02:17:31 +0000661
Evan Cheng549f27d32007-08-13 23:45:17 +0000662 if (NewOp.StackSlotOrReMat > VirtRegMap::MAX_STACK_SLOT) {
663 MRI->reMaterialize(*MBB, MI, NewPhysReg,
664 VRM.getReMaterializedMI(NewOp.VirtReg));
665 ++NumReMats;
666 } else {
667 MRI->loadRegFromStackSlot(*MBB, MI, NewPhysReg,
668 NewOp.StackSlotOrReMat, AliasRC);
Evan Chengfff3e192007-08-14 09:11:18 +0000669 // Any stores to this stack slot are not dead anymore.
670 MaybeDeadStores[NewOp.StackSlotOrReMat] = NULL;
Evan Cheng549f27d32007-08-13 23:45:17 +0000671 ++NumLoads;
672 }
Chris Lattner28bad082006-02-25 02:17:31 +0000673 Spills.ClobberPhysReg(NewPhysReg);
674 Spills.ClobberPhysReg(NewOp.PhysRegReused);
Chris Lattner540fec62006-02-25 01:51:33 +0000675
Chris Lattnere53f4a02006-05-04 17:52:23 +0000676 MI->getOperand(NewOp.Operand).setReg(NewPhysReg);
Chris Lattner540fec62006-02-25 01:51:33 +0000677
Evan Cheng549f27d32007-08-13 23:45:17 +0000678 Spills.addAvailable(NewOp.StackSlotOrReMat, MI, NewPhysReg);
Evan Cheng28bb4622007-07-11 19:17:18 +0000679 MachineBasicBlock::iterator MII = MI;
680 --MII;
681 UpdateKills(*MII, RegKills, KillOps);
682 DOUT << '\t' << *MII;
Chris Lattner540fec62006-02-25 01:51:33 +0000683
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000684 DOUT << "Reuse undone!\n";
Chris Lattner540fec62006-02-25 01:51:33 +0000685 --NumReused;
Chris Lattner28bad082006-02-25 02:17:31 +0000686
687 // Finally, PhysReg is now available, go ahead and use it.
Chris Lattner540fec62006-02-25 01:51:33 +0000688 return PhysReg;
689 }
690 }
691 }
692 return PhysReg;
693 }
Evan Cheng3c82cab2007-01-19 22:40:14 +0000694
695 /// GetRegForReload - Helper for the above GetRegForReload(). Add a
696 /// 'Rejected' set to remember which registers have been considered and
697 /// rejected for the reload. This avoids infinite looping in case like
698 /// this:
699 /// t1 := op t2, t3
700 /// t2 <- assigned r0 for use by the reload but ended up reuse r1
701 /// t3 <- assigned r1 for use by the reload but ended up reuse r0
702 /// t1 <- desires r1
703 /// sees r1 is taken by t2, tries t2's reload register r0
704 /// sees r0 is taken by t3, tries t3's reload register r1
705 /// sees r1 is taken by t2, tries t2's reload register r0 ...
706 unsigned GetRegForReload(unsigned PhysReg, MachineInstr *MI,
707 AvailableSpills &Spills,
Evan Chengfff3e192007-08-14 09:11:18 +0000708 std::vector<MachineInstr*> &MaybeDeadStores,
Evan Cheng28bb4622007-07-11 19:17:18 +0000709 BitVector &RegKills,
Evan Cheng549f27d32007-08-13 23:45:17 +0000710 std::vector<MachineOperand*> &KillOps,
711 VirtRegMap &VRM) {
Chris Lattner08a4d5a2007-01-23 00:59:48 +0000712 SmallSet<unsigned, 8> Rejected;
Evan Cheng28bb4622007-07-11 19:17:18 +0000713 return GetRegForReload(PhysReg, MI, Spills, MaybeDeadStores, Rejected,
Evan Cheng549f27d32007-08-13 23:45:17 +0000714 RegKills, KillOps, VRM);
Evan Cheng3c82cab2007-01-19 22:40:14 +0000715 }
Chris Lattner540fec62006-02-25 01:51:33 +0000716 };
Chris Lattner7fb64342004-10-01 19:04:51 +0000717}
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000718
Chris Lattner7fb64342004-10-01 19:04:51 +0000719
720/// rewriteMBB - Keep track of which spills are available even after the
721/// register allocator is done with them. If possible, avoid reloading vregs.
Evan Cheng549f27d32007-08-13 23:45:17 +0000722void LocalSpiller::RewriteMBB(MachineBasicBlock &MBB, VirtRegMap &VRM) {
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000723 DOUT << MBB.getBasicBlock()->getName() << ":\n";
Chris Lattner7fb64342004-10-01 19:04:51 +0000724
Evan Chengfff3e192007-08-14 09:11:18 +0000725 MachineFunction &MF = *MBB.getParent();
726
Chris Lattner66cf80f2006-02-03 23:13:58 +0000727 // Spills - Keep track of which spilled values are available in physregs so
728 // that we can choose to reuse the physregs instead of emitting reloads.
729 AvailableSpills Spills(MRI, TII);
730
Chris Lattner52b25db2004-10-01 19:47:12 +0000731 // MaybeDeadStores - When we need to write a value back into a stack slot,
732 // keep track of the inserted store. If the stack slot value is never read
733 // (because the value was used from some available register, for example), and
734 // subsequently stored to, the original store is dead. This map keeps track
735 // of inserted stores that are not used. If we see a subsequent store to the
736 // same stack slot, the original store is deleted.
Evan Chengfff3e192007-08-14 09:11:18 +0000737 std::vector<MachineInstr*> MaybeDeadStores;
738 MaybeDeadStores.resize(MF.getFrameInfo()->getObjectIndexEnd(), NULL);
Chris Lattner52b25db2004-10-01 19:47:12 +0000739
Evan Chengb6ca4b32007-08-14 23:25:37 +0000740 // ReMatDefs - These are rematerializable def MIs which are not deleted.
741 SmallSet<MachineInstr*, 4> ReMatDefs;
742
Evan Cheng0c40d722007-07-11 05:28:39 +0000743 // Keep track of kill information.
744 BitVector RegKills(MRI->getNumRegs());
745 std::vector<MachineOperand*> KillOps;
746 KillOps.resize(MRI->getNumRegs(), NULL);
747
Chris Lattner7fb64342004-10-01 19:04:51 +0000748 for (MachineBasicBlock::iterator MII = MBB.begin(), E = MBB.end();
749 MII != E; ) {
750 MachineInstr &MI = *MII;
751 MachineBasicBlock::iterator NextMII = MII; ++NextMII;
Evan Cheng0c40d722007-07-11 05:28:39 +0000752 VirtRegMap::MI2VirtMapTy::const_iterator I, End;
753
754 bool Erased = false;
755 bool BackTracked = false;
Chris Lattner7fb64342004-10-01 19:04:51 +0000756
Chris Lattner540fec62006-02-25 01:51:33 +0000757 /// ReusedOperands - Keep track of operand reuse in case we need to undo
758 /// reuse.
Evan Chenge077ef62006-11-04 00:21:55 +0000759 ReuseInfo ReusedOperands(MI, MRI);
760
761 // Loop over all of the implicit defs, clearing them from our available
762 // sets.
Evan Cheng86facc22006-12-15 06:41:01 +0000763 const TargetInstrDescriptor *TID = MI.getInstrDescriptor();
Evan Cheng0c40d722007-07-11 05:28:39 +0000764 if (TID->ImplicitDefs) {
765 const unsigned *ImpDef = TID->ImplicitDefs;
Evan Chenge077ef62006-11-04 00:21:55 +0000766 for ( ; *ImpDef; ++ImpDef) {
Evan Cheng6c087e52007-04-25 22:13:27 +0000767 MF.setPhysRegUsed(*ImpDef);
Evan Chenge077ef62006-11-04 00:21:55 +0000768 ReusedOperands.markClobbered(*ImpDef);
769 Spills.ClobberPhysReg(*ImpDef);
770 }
771 }
772
Chris Lattner7fb64342004-10-01 19:04:51 +0000773 // Process all of the spilled uses and all non spilled reg references.
774 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
775 MachineOperand &MO = MI.getOperand(i);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000776 if (!MO.isRegister() || MO.getReg() == 0)
777 continue; // Ignore non-register operands.
778
779 if (MRegisterInfo::isPhysicalRegister(MO.getReg())) {
780 // Ignore physregs for spilling, but remember that it is used by this
781 // function.
Evan Cheng6c087e52007-04-25 22:13:27 +0000782 MF.setPhysRegUsed(MO.getReg());
Evan Chenge077ef62006-11-04 00:21:55 +0000783 ReusedOperands.markClobbered(MO.getReg());
Chris Lattner50ea01e2005-09-09 20:29:51 +0000784 continue;
785 }
786
787 assert(MRegisterInfo::isVirtualRegister(MO.getReg()) &&
788 "Not a virtual or a physical register?");
789
790 unsigned VirtReg = MO.getReg();
Evan Cheng549f27d32007-08-13 23:45:17 +0000791 if (VRM.isAssignedReg(VirtReg)) {
Chris Lattner50ea01e2005-09-09 20:29:51 +0000792 // This virtual register was assigned a physreg!
793 unsigned Phys = VRM.getPhys(VirtReg);
Evan Cheng6c087e52007-04-25 22:13:27 +0000794 MF.setPhysRegUsed(Phys);
Evan Chenge077ef62006-11-04 00:21:55 +0000795 if (MO.isDef())
796 ReusedOperands.markClobbered(Phys);
Chris Lattnere53f4a02006-05-04 17:52:23 +0000797 MI.getOperand(i).setReg(Phys);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000798 continue;
799 }
800
801 // This virtual register is now known to be a spilled value.
802 if (!MO.isUse())
803 continue; // Handle defs in the loop below (handle use&def here though)
Chris Lattner7fb64342004-10-01 19:04:51 +0000804
Evan Cheng549f27d32007-08-13 23:45:17 +0000805 bool DoReMat = VRM.isReMaterialized(VirtReg);
806 int SSorRMId = DoReMat
807 ? VRM.getReMatId(VirtReg) : VRM.getStackSlot(VirtReg);
Evan Chengdc6be192007-08-14 05:42:54 +0000808 int ReuseSlot = SSorRMId;
Chris Lattner7fb64342004-10-01 19:04:51 +0000809
Chris Lattner50ea01e2005-09-09 20:29:51 +0000810 // Check to see if this stack slot is available.
Evan Chengdc6be192007-08-14 05:42:54 +0000811 unsigned PhysReg = Spills.getSpillSlotOrReMatPhysReg(SSorRMId);
812 if (!PhysReg && DoReMat) {
813 // This use is rematerializable. But perhaps the value is available in
814 // stack if the definition is not deleted. If so, check if we can
815 // reuse the value.
816 ReuseSlot = VRM.getStackSlot(VirtReg);
817 if (ReuseSlot != VirtRegMap::NO_STACK_SLOT)
818 PhysReg = Spills.getSpillSlotOrReMatPhysReg(ReuseSlot);
819 }
820 if (PhysReg) {
Chris Lattner29268692006-09-05 02:12:02 +0000821 // This spilled operand might be part of a two-address operand. If this
822 // is the case, then changing it will necessarily require changing the
823 // def part of the instruction as well. However, in some cases, we
824 // aren't allowed to modify the reused register. If none of these cases
825 // apply, reuse it.
826 bool CanReuse = true;
Evan Cheng86facc22006-12-15 06:41:01 +0000827 int ti = TID->getOperandConstraint(i, TOI::TIED_TO);
Evan Cheng360c2dd2006-11-01 23:06:55 +0000828 if (ti != -1 &&
Dan Gohman92dfe202007-09-14 20:33:02 +0000829 MI.getOperand(ti).isRegister() &&
Evan Cheng360c2dd2006-11-01 23:06:55 +0000830 MI.getOperand(ti).getReg() == VirtReg) {
Chris Lattner29268692006-09-05 02:12:02 +0000831 // Okay, we have a two address operand. We can reuse this physreg as
Evan Cheng3c82cab2007-01-19 22:40:14 +0000832 // long as we are allowed to clobber the value and there isn't an
833 // earlier def that has already clobbered the physreg.
Evan Chengdc6be192007-08-14 05:42:54 +0000834 CanReuse = Spills.canClobberPhysReg(ReuseSlot) &&
Evan Chenge077ef62006-11-04 00:21:55 +0000835 !ReusedOperands.isClobbered(PhysReg);
Chris Lattner29268692006-09-05 02:12:02 +0000836 }
837
838 if (CanReuse) {
Chris Lattneraddc55a2006-04-28 01:46:50 +0000839 // If this stack slot value is already available, reuse it!
Evan Chengdc6be192007-08-14 05:42:54 +0000840 if (ReuseSlot > VirtRegMap::MAX_STACK_SLOT)
841 DOUT << "Reusing RM#" << ReuseSlot-VirtRegMap::MAX_STACK_SLOT-1;
Evan Cheng2638e1a2007-03-20 08:13:50 +0000842 else
Evan Chengdc6be192007-08-14 05:42:54 +0000843 DOUT << "Reusing SS#" << ReuseSlot;
Evan Cheng2638e1a2007-03-20 08:13:50 +0000844 DOUT << " from physreg "
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000845 << MRI->getName(PhysReg) << " for vreg"
846 << VirtReg <<" instead of reloading into physreg "
847 << MRI->getName(VRM.getPhys(VirtReg)) << "\n";
Chris Lattnere53f4a02006-05-04 17:52:23 +0000848 MI.getOperand(i).setReg(PhysReg);
Chris Lattneraddc55a2006-04-28 01:46:50 +0000849
850 // The only technical detail we have is that we don't know that
851 // PhysReg won't be clobbered by a reloaded stack slot that occurs
852 // later in the instruction. In particular, consider 'op V1, V2'.
853 // If V1 is available in physreg R0, we would choose to reuse it
854 // here, instead of reloading it into the register the allocator
855 // indicated (say R1). However, V2 might have to be reloaded
856 // later, and it might indicate that it needs to live in R0. When
857 // this occurs, we need to have information available that
858 // indicates it is safe to use R1 for the reload instead of R0.
859 //
860 // To further complicate matters, we might conflict with an alias,
861 // or R0 and R1 might not be compatible with each other. In this
862 // case, we actually insert a reload for V1 in R1, ensuring that
863 // we can get at R0 or its alias.
Evan Chengdc6be192007-08-14 05:42:54 +0000864 ReusedOperands.addReuse(i, ReuseSlot, PhysReg,
Chris Lattneraddc55a2006-04-28 01:46:50 +0000865 VRM.getPhys(VirtReg), VirtReg);
Evan Chenge077ef62006-11-04 00:21:55 +0000866 if (ti != -1)
867 // Only mark it clobbered if this is a use&def operand.
868 ReusedOperands.markClobbered(PhysReg);
Chris Lattneraddc55a2006-04-28 01:46:50 +0000869 ++NumReused;
Evan Chengfff3e192007-08-14 09:11:18 +0000870
871 if (MI.getOperand(i).isKill() &&
872 ReuseSlot <= VirtRegMap::MAX_STACK_SLOT) {
873 // This was the last use and the spilled value is still available
874 // for reuse. That means the spill was unnecessary!
875 MachineInstr* DeadStore = MaybeDeadStores[ReuseSlot];
876 if (DeadStore) {
877 DOUT << "Removed dead store:\t" << *DeadStore;
878 InvalidateKills(*DeadStore, RegKills, KillOps);
879 MBB.erase(DeadStore);
880 VRM.RemoveFromFoldedVirtMap(DeadStore);
881 MaybeDeadStores[ReuseSlot] = NULL;
882 ++NumDSE;
883 }
884 }
Chris Lattneraddc55a2006-04-28 01:46:50 +0000885 continue;
886 }
887
888 // Otherwise we have a situation where we have a two-address instruction
889 // whose mod/ref operand needs to be reloaded. This reload is already
890 // available in some register "PhysReg", but if we used PhysReg as the
891 // operand to our 2-addr instruction, the instruction would modify
892 // PhysReg. This isn't cool if something later uses PhysReg and expects
893 // to get its initial value.
Chris Lattner50ea01e2005-09-09 20:29:51 +0000894 //
Chris Lattneraddc55a2006-04-28 01:46:50 +0000895 // To avoid this problem, and to avoid doing a load right after a store,
896 // we emit a copy from PhysReg into the designated register for this
897 // operand.
898 unsigned DesignatedReg = VRM.getPhys(VirtReg);
899 assert(DesignatedReg && "Must map virtreg to physreg!");
900
901 // Note that, if we reused a register for a previous operand, the
902 // register we want to reload into might not actually be
903 // available. If this occurs, use the register indicated by the
904 // reuser.
905 if (ReusedOperands.hasReuses())
906 DesignatedReg = ReusedOperands.GetRegForReload(DesignatedReg, &MI,
Evan Cheng549f27d32007-08-13 23:45:17 +0000907 Spills, MaybeDeadStores, RegKills, KillOps, VRM);
Chris Lattneraddc55a2006-04-28 01:46:50 +0000908
Chris Lattnerba1fc3d2006-04-28 04:43:18 +0000909 // If the mapped designated register is actually the physreg we have
910 // incoming, we don't need to inserted a dead copy.
911 if (DesignatedReg == PhysReg) {
912 // If this stack slot value is already available, reuse it!
Evan Chengdc6be192007-08-14 05:42:54 +0000913 if (ReuseSlot > VirtRegMap::MAX_STACK_SLOT)
914 DOUT << "Reusing RM#" << ReuseSlot-VirtRegMap::MAX_STACK_SLOT-1;
Evan Cheng2638e1a2007-03-20 08:13:50 +0000915 else
Evan Chengdc6be192007-08-14 05:42:54 +0000916 DOUT << "Reusing SS#" << ReuseSlot;
Evan Cheng2638e1a2007-03-20 08:13:50 +0000917 DOUT << " from physreg " << MRI->getName(PhysReg) << " for vreg"
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000918 << VirtReg
919 << " instead of reloading into same physreg.\n";
Chris Lattnere53f4a02006-05-04 17:52:23 +0000920 MI.getOperand(i).setReg(PhysReg);
Evan Chenge077ef62006-11-04 00:21:55 +0000921 ReusedOperands.markClobbered(PhysReg);
Chris Lattnerba1fc3d2006-04-28 04:43:18 +0000922 ++NumReused;
923 continue;
924 }
925
Evan Cheng6c087e52007-04-25 22:13:27 +0000926 const TargetRegisterClass* RC = MF.getSSARegMap()->getRegClass(VirtReg);
927 MF.setPhysRegUsed(DesignatedReg);
Evan Chenge077ef62006-11-04 00:21:55 +0000928 ReusedOperands.markClobbered(DesignatedReg);
Evan Cheng9efce632007-09-26 06:25:56 +0000929 MRI->copyRegToReg(MBB, &MI, DesignatedReg, PhysReg, RC, RC);
Evan Chengde4e9422007-02-25 09:51:27 +0000930
Evan Cheng6b448092007-03-02 08:52:00 +0000931 MachineInstr *CopyMI = prior(MII);
Evan Cheng0c40d722007-07-11 05:28:39 +0000932 UpdateKills(*CopyMI, RegKills, KillOps);
Evan Chengde4e9422007-02-25 09:51:27 +0000933
Chris Lattneraddc55a2006-04-28 01:46:50 +0000934 // This invalidates DesignatedReg.
935 Spills.ClobberPhysReg(DesignatedReg);
936
Evan Chengdc6be192007-08-14 05:42:54 +0000937 Spills.addAvailable(ReuseSlot, &MI, DesignatedReg);
Chris Lattnere53f4a02006-05-04 17:52:23 +0000938 MI.getOperand(i).setReg(DesignatedReg);
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000939 DOUT << '\t' << *prior(MII);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000940 ++NumReused;
941 continue;
942 }
943
944 // Otherwise, reload it and remember that we have it.
945 PhysReg = VRM.getPhys(VirtReg);
Chris Lattner172c3622006-01-04 06:47:48 +0000946 assert(PhysReg && "Must map virtreg to physreg!");
Evan Cheng6c087e52007-04-25 22:13:27 +0000947 const TargetRegisterClass* RC = MF.getSSARegMap()->getRegClass(VirtReg);
Chris Lattner7fb64342004-10-01 19:04:51 +0000948
Chris Lattner50ea01e2005-09-09 20:29:51 +0000949 // Note that, if we reused a register for a previous operand, the
950 // register we want to reload into might not actually be
951 // available. If this occurs, use the register indicated by the
952 // reuser.
Chris Lattner540fec62006-02-25 01:51:33 +0000953 if (ReusedOperands.hasReuses())
954 PhysReg = ReusedOperands.GetRegForReload(PhysReg, &MI,
Evan Cheng549f27d32007-08-13 23:45:17 +0000955 Spills, MaybeDeadStores, RegKills, KillOps, VRM);
Chris Lattner540fec62006-02-25 01:51:33 +0000956
Evan Cheng6c087e52007-04-25 22:13:27 +0000957 MF.setPhysRegUsed(PhysReg);
Evan Chenge077ef62006-11-04 00:21:55 +0000958 ReusedOperands.markClobbered(PhysReg);
Evan Cheng549f27d32007-08-13 23:45:17 +0000959 if (DoReMat) {
Evan Cheng2638e1a2007-03-20 08:13:50 +0000960 MRI->reMaterialize(MBB, &MI, PhysReg, VRM.getReMaterializedMI(VirtReg));
Evan Cheng91935142007-04-04 07:40:01 +0000961 ++NumReMats;
962 } else {
Evan Cheng549f27d32007-08-13 23:45:17 +0000963 MRI->loadRegFromStackSlot(MBB, &MI, PhysReg, SSorRMId, RC);
Evan Cheng91935142007-04-04 07:40:01 +0000964 ++NumLoads;
965 }
Chris Lattner50ea01e2005-09-09 20:29:51 +0000966 // This invalidates PhysReg.
Chris Lattner66cf80f2006-02-03 23:13:58 +0000967 Spills.ClobberPhysReg(PhysReg);
Chris Lattner50ea01e2005-09-09 20:29:51 +0000968
969 // Any stores to this stack slot are not dead anymore.
Evan Cheng549f27d32007-08-13 23:45:17 +0000970 if (!DoReMat)
Evan Chengfff3e192007-08-14 09:11:18 +0000971 MaybeDeadStores[SSorRMId] = NULL;
Evan Cheng549f27d32007-08-13 23:45:17 +0000972 Spills.addAvailable(SSorRMId, &MI, PhysReg);
Evan Chengde4e9422007-02-25 09:51:27 +0000973 // Assumes this is the last use. IsKill will be unset if reg is reused
974 // unless it's a two-address operand.
975 if (TID->getOperandConstraint(i, TOI::TIED_TO) == -1)
976 MI.getOperand(i).setIsKill();
Chris Lattnere53f4a02006-05-04 17:52:23 +0000977 MI.getOperand(i).setReg(PhysReg);
Evan Cheng0c40d722007-07-11 05:28:39 +0000978 UpdateKills(*prior(MII), RegKills, KillOps);
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000979 DOUT << '\t' << *prior(MII);
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000980 }
981
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000982 DOUT << '\t' << MI;
Chris Lattner8c4d88d2004-09-30 01:54:45 +0000983
Chris Lattner7fb64342004-10-01 19:04:51 +0000984 // If we have folded references to memory operands, make sure we clear all
985 // physical registers that may contain the value of the spilled virtual
986 // register
Evan Cheng90a43c32007-08-15 20:20:34 +0000987 SmallSet<int, 1> FoldedSS;
Chris Lattner8f1d6402005-01-14 15:54:24 +0000988 for (tie(I, End) = VRM.getFoldedVirts(&MI); I != End; ++I) {
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000989 DOUT << "Folded vreg: " << I->second.first << " MR: "
990 << I->second.second;
Chris Lattnerbec6a9e2004-10-01 23:15:36 +0000991 unsigned VirtReg = I->second.first;
992 VirtRegMap::ModRef MR = I->second.second;
Evan Cheng549f27d32007-08-13 23:45:17 +0000993 if (VRM.isAssignedReg(VirtReg)) {
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000994 DOUT << ": No stack slot!\n";
Chris Lattnercea86882005-09-19 06:56:21 +0000995 continue;
996 }
997 int SS = VRM.getStackSlot(VirtReg);
Evan Cheng90a43c32007-08-15 20:20:34 +0000998 FoldedSS.insert(SS);
Bill Wendlingb2b9c202006-11-17 02:09:07 +0000999 DOUT << " - StackSlot: " << SS << "\n";
Chris Lattnercea86882005-09-19 06:56:21 +00001000
1001 // If this folded instruction is just a use, check to see if it's a
1002 // straight load from the virt reg slot.
1003 if ((MR & VirtRegMap::isRef) && !(MR & VirtRegMap::isMod)) {
1004 int FrameIdx;
Chris Lattner40839602006-02-02 20:12:32 +00001005 if (unsigned DestReg = TII->isLoadFromStackSlot(&MI, FrameIdx)) {
Chris Lattner6ec36262006-10-12 17:45:38 +00001006 if (FrameIdx == SS) {
1007 // If this spill slot is available, turn it into a copy (or nothing)
1008 // instead of leaving it as a load!
Evan Cheng549f27d32007-08-13 23:45:17 +00001009 if (unsigned InReg = Spills.getSpillSlotOrReMatPhysReg(SS)) {
Bill Wendlingb2b9c202006-11-17 02:09:07 +00001010 DOUT << "Promoted Load To Copy: " << MI;
Chris Lattner6ec36262006-10-12 17:45:38 +00001011 if (DestReg != InReg) {
Evan Cheng9efce632007-09-26 06:25:56 +00001012 const TargetRegisterClass *RC =
1013 MF.getSSARegMap()->getRegClass(VirtReg);
1014 MRI->copyRegToReg(MBB, &MI, DestReg, InReg, RC, RC);
Chris Lattner6ec36262006-10-12 17:45:38 +00001015 // Revisit the copy so we make sure to notice the effects of the
1016 // operation on the destreg (either needing to RA it if it's
1017 // virtual or needing to clobber any values if it's physical).
1018 NextMII = &MI;
1019 --NextMII; // backtrack to the copy.
Evan Cheng0c40d722007-07-11 05:28:39 +00001020 BackTracked = true;
Evan Chengde4e9422007-02-25 09:51:27 +00001021 } else
1022 DOUT << "Removing now-noop copy: " << MI;
1023
Chris Lattner6ec36262006-10-12 17:45:38 +00001024 VRM.RemoveFromFoldedVirtMap(&MI);
1025 MBB.erase(&MI);
Evan Cheng0c40d722007-07-11 05:28:39 +00001026 Erased = true;
Chris Lattner6ec36262006-10-12 17:45:38 +00001027 goto ProcessNextInst;
Chris Lattnercea86882005-09-19 06:56:21 +00001028 }
Chris Lattnercea86882005-09-19 06:56:21 +00001029 }
1030 }
1031 }
1032
1033 // If this reference is not a use, any previous store is now dead.
1034 // Otherwise, the store to this stack slot is not dead anymore.
Evan Chengfff3e192007-08-14 09:11:18 +00001035 MachineInstr* DeadStore = MaybeDeadStores[SS];
1036 if (DeadStore) {
1037 if (!(MR & VirtRegMap::isRef)) { // Previous store is dead.
Chris Lattnercea86882005-09-19 06:56:21 +00001038 // If we get here, the store is dead, nuke it now.
Chris Lattner35f27052006-05-01 21:16:03 +00001039 assert(VirtRegMap::isMod && "Can't be modref!");
Evan Chengfff3e192007-08-14 09:11:18 +00001040 DOUT << "Removed dead store:\t" << *DeadStore;
1041 InvalidateKills(*DeadStore, RegKills, KillOps);
1042 MBB.erase(DeadStore);
1043 VRM.RemoveFromFoldedVirtMap(DeadStore);
Chris Lattner35f27052006-05-01 21:16:03 +00001044 ++NumDSE;
Chris Lattnercea86882005-09-19 06:56:21 +00001045 }
Evan Chengfff3e192007-08-14 09:11:18 +00001046 MaybeDeadStores[SS] = NULL;
Chris Lattnercea86882005-09-19 06:56:21 +00001047 }
1048
1049 // If the spill slot value is available, and this is a new definition of
1050 // the value, the value is not available anymore.
1051 if (MR & VirtRegMap::isMod) {
Chris Lattner07cf1412006-02-03 00:36:31 +00001052 // Notice that the value in this stack slot has been modified.
Evan Cheng549f27d32007-08-13 23:45:17 +00001053 Spills.ModifyStackSlotOrReMat(SS);
Chris Lattnercd816392006-02-02 23:29:36 +00001054
1055 // If this is *just* a mod of the value, check to see if this is just a
1056 // store to the spill slot (i.e. the spill got merged into the copy). If
1057 // so, realize that the vreg is available now, and add the store to the
1058 // MaybeDeadStore info.
1059 int StackSlot;
1060 if (!(MR & VirtRegMap::isRef)) {
1061 if (unsigned SrcReg = TII->isStoreToStackSlot(&MI, StackSlot)) {
1062 assert(MRegisterInfo::isPhysicalRegister(SrcReg) &&
1063 "Src hasn't been allocated yet?");
Chris Lattner07cf1412006-02-03 00:36:31 +00001064 // Okay, this is certainly a store of SrcReg to [StackSlot]. Mark
Chris Lattnercd816392006-02-02 23:29:36 +00001065 // this as a potentially dead store in case there is a subsequent
1066 // store into the stack slot without a read from it.
1067 MaybeDeadStores[StackSlot] = &MI;
1068
Chris Lattnercd816392006-02-02 23:29:36 +00001069 // If the stack slot value was previously available in some other
1070 // register, change it now. Otherwise, make the register available,
1071 // in PhysReg.
Evan Cheng91e23902007-02-23 01:13:26 +00001072 Spills.addAvailable(StackSlot, &MI, SrcReg, false/*don't clobber*/);
Chris Lattnercd816392006-02-02 23:29:36 +00001073 }
1074 }
Chris Lattner7fb64342004-10-01 19:04:51 +00001075 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +00001076 }
1077
Chris Lattner7fb64342004-10-01 19:04:51 +00001078 // Process all of the spilled defs.
1079 for (unsigned i = 0, e = MI.getNumOperands(); i != e; ++i) {
1080 MachineOperand &MO = MI.getOperand(i);
1081 if (MO.isRegister() && MO.getReg() && MO.isDef()) {
1082 unsigned VirtReg = MO.getReg();
Chris Lattner8c4d88d2004-09-30 01:54:45 +00001083
Chris Lattner7fb64342004-10-01 19:04:51 +00001084 if (!MRegisterInfo::isVirtualRegister(VirtReg)) {
Chris Lattner29268692006-09-05 02:12:02 +00001085 // Check to see if this is a noop copy. If so, eliminate the
1086 // instruction before considering the dest reg to be changed.
1087 unsigned Src, Dst;
1088 if (TII->isMoveInstr(MI, Src, Dst) && Src == Dst) {
1089 ++NumDCE;
Bill Wendlingb2b9c202006-11-17 02:09:07 +00001090 DOUT << "Removing now-noop copy: " << MI;
Chris Lattner29268692006-09-05 02:12:02 +00001091 MBB.erase(&MI);
Evan Cheng0c40d722007-07-11 05:28:39 +00001092 Erased = true;
Chris Lattner29268692006-09-05 02:12:02 +00001093 VRM.RemoveFromFoldedVirtMap(&MI);
Evan Cheng7a0d51c2006-12-14 07:54:05 +00001094 Spills.disallowClobberPhysReg(VirtReg);
Chris Lattner29268692006-09-05 02:12:02 +00001095 goto ProcessNextInst;
Chris Lattner7fb64342004-10-01 19:04:51 +00001096 }
Chris Lattner6ec36262006-10-12 17:45:38 +00001097
1098 // If it's not a no-op copy, it clobbers the value in the destreg.
Chris Lattner29268692006-09-05 02:12:02 +00001099 Spills.ClobberPhysReg(VirtReg);
Evan Chenge077ef62006-11-04 00:21:55 +00001100 ReusedOperands.markClobbered(VirtReg);
Chris Lattner6ec36262006-10-12 17:45:38 +00001101
1102 // Check to see if this instruction is a load from a stack slot into
1103 // a register. If so, this provides the stack slot value in the reg.
1104 int FrameIdx;
1105 if (unsigned DestReg = TII->isLoadFromStackSlot(&MI, FrameIdx)) {
1106 assert(DestReg == VirtReg && "Unknown load situation!");
Evan Cheng90a43c32007-08-15 20:20:34 +00001107
1108 // If it is a folded reference, then it's not safe to clobber.
1109 bool Folded = FoldedSS.count(FrameIdx);
Chris Lattner6ec36262006-10-12 17:45:38 +00001110 // Otherwise, if it wasn't available, remember that it is now!
Evan Cheng90a43c32007-08-15 20:20:34 +00001111 Spills.addAvailable(FrameIdx, &MI, DestReg, !Folded);
Chris Lattner6ec36262006-10-12 17:45:38 +00001112 goto ProcessNextInst;
1113 }
1114
Chris Lattner29268692006-09-05 02:12:02 +00001115 continue;
Misha Brukmanedf128a2005-04-21 22:36:52 +00001116 }
Chris Lattner7fb64342004-10-01 19:04:51 +00001117
Evan Chengb6ca4b32007-08-14 23:25:37 +00001118 bool DoReMat = VRM.isReMaterialized(VirtReg);
1119 if (DoReMat)
1120 ReMatDefs.insert(&MI);
1121
Chris Lattner84e752a2006-02-03 03:06:49 +00001122 // The only vregs left are stack slot definitions.
1123 int StackSlot = VRM.getStackSlot(VirtReg);
Evan Cheng6c087e52007-04-25 22:13:27 +00001124 const TargetRegisterClass *RC = MF.getSSARegMap()->getRegClass(VirtReg);
Chris Lattner7fb64342004-10-01 19:04:51 +00001125
Chris Lattner29268692006-09-05 02:12:02 +00001126 // If this def is part of a two-address operand, make sure to execute
1127 // the store from the correct physical register.
1128 unsigned PhysReg;
Evan Chengcc22a7a2006-12-08 18:45:48 +00001129 int TiedOp = MI.getInstrDescriptor()->findTiedToSrcOperand(i);
Evan Cheng360c2dd2006-11-01 23:06:55 +00001130 if (TiedOp != -1)
1131 PhysReg = MI.getOperand(TiedOp).getReg();
Evan Chenge077ef62006-11-04 00:21:55 +00001132 else {
Chris Lattner29268692006-09-05 02:12:02 +00001133 PhysReg = VRM.getPhys(VirtReg);
Evan Chenge077ef62006-11-04 00:21:55 +00001134 if (ReusedOperands.isClobbered(PhysReg)) {
1135 // Another def has taken the assigned physreg. It must have been a
1136 // use&def which got it due to reuse. Undo the reuse!
1137 PhysReg = ReusedOperands.GetRegForReload(PhysReg, &MI,
Evan Cheng549f27d32007-08-13 23:45:17 +00001138 Spills, MaybeDeadStores, RegKills, KillOps, VRM);
Evan Chenge077ef62006-11-04 00:21:55 +00001139 }
1140 }
Chris Lattner7fb64342004-10-01 19:04:51 +00001141
Evan Cheng6c087e52007-04-25 22:13:27 +00001142 MF.setPhysRegUsed(PhysReg);
Evan Chenge077ef62006-11-04 00:21:55 +00001143 ReusedOperands.markClobbered(PhysReg);
Chris Lattnere53f4a02006-05-04 17:52:23 +00001144 MI.getOperand(i).setReg(PhysReg);
Evan Chengb6ca4b32007-08-14 23:25:37 +00001145 if (!MO.isDead()) {
1146 MRI->storeRegToStackSlot(MBB, next(MII), PhysReg, StackSlot, RC);
1147 DOUT << "Store:\t" << *next(MII);
Chris Lattner7fb64342004-10-01 19:04:51 +00001148
Evan Chengb6ca4b32007-08-14 23:25:37 +00001149 // If there is a dead store to this stack slot, nuke it now.
1150 MachineInstr *&LastStore = MaybeDeadStores[StackSlot];
1151 if (LastStore) {
1152 DOUT << "Removed dead store:\t" << *LastStore;
1153 ++NumDSE;
1154 SmallVector<unsigned, 1> KillRegs;
1155 InvalidateKills(*LastStore, RegKills, KillOps, &KillRegs);
1156 MachineBasicBlock::iterator PrevMII = LastStore;
1157 bool CheckDef = PrevMII != MBB.begin();
1158 if (CheckDef)
1159 --PrevMII;
1160 MBB.erase(LastStore);
1161 VRM.RemoveFromFoldedVirtMap(LastStore);
1162 if (CheckDef) {
1163 // Look at defs of killed registers on the store. Mark the defs
1164 // as dead since the store has been deleted and they aren't
1165 // being reused.
1166 for (unsigned j = 0, ee = KillRegs.size(); j != ee; ++j) {
1167 bool HasOtherDef = false;
1168 if (InvalidateRegDef(PrevMII, MI, KillRegs[j], HasOtherDef)) {
1169 MachineInstr *DeadDef = PrevMII;
1170 if (ReMatDefs.count(DeadDef) && !HasOtherDef) {
1171 // FIXME: This assumes a remat def does not have side
1172 // effects.
1173 MBB.erase(DeadDef);
1174 VRM.RemoveFromFoldedVirtMap(DeadDef);
1175 ++NumDRM;
1176 }
1177 }
1178 }
1179 }
Evan Chengf50d09a2007-02-08 06:04:54 +00001180 }
Evan Chengb6ca4b32007-08-14 23:25:37 +00001181 LastStore = next(MII);
1182
1183 // If the stack slot value was previously available in some other
1184 // register, change it now. Otherwise, make the register available,
1185 // in PhysReg.
1186 Spills.ModifyStackSlotOrReMat(StackSlot);
1187 Spills.ClobberPhysReg(PhysReg);
1188 Spills.addAvailable(StackSlot, LastStore, PhysReg);
1189 ++NumStores;
1190
1191 // Check to see if this is a noop copy. If so, eliminate the
1192 // instruction before considering the dest reg to be changed.
1193 {
1194 unsigned Src, Dst;
1195 if (TII->isMoveInstr(MI, Src, Dst) && Src == Dst) {
1196 ++NumDCE;
1197 DOUT << "Removing now-noop copy: " << MI;
1198 MBB.erase(&MI);
1199 Erased = true;
1200 VRM.RemoveFromFoldedVirtMap(&MI);
1201 UpdateKills(*LastStore, RegKills, KillOps);
1202 goto ProcessNextInst;
1203 }
1204 }
1205 }
Chris Lattner7fb64342004-10-01 19:04:51 +00001206 }
1207 }
Chris Lattnercea86882005-09-19 06:56:21 +00001208 ProcessNextInst:
Evan Cheng0c40d722007-07-11 05:28:39 +00001209 if (!Erased && !BackTracked)
1210 for (MachineBasicBlock::iterator II = MI; II != NextMII; ++II)
1211 UpdateKills(*II, RegKills, KillOps);
Chris Lattner7fb64342004-10-01 19:04:51 +00001212 MII = NextMII;
1213 }
Chris Lattner8c4d88d2004-09-30 01:54:45 +00001214}
1215
Chris Lattnerf7da2c72006-08-24 22:43:55 +00001216
Chris Lattner8c4d88d2004-09-30 01:54:45 +00001217llvm::Spiller* llvm::createSpiller() {
1218 switch (SpillerOpt) {
1219 default: assert(0 && "Unreachable!");
1220 case local:
1221 return new LocalSpiller();
1222 case simple:
1223 return new SimpleSpiller();
1224 }
Alkis Evlogimenos0d6c5b62004-02-24 08:58:30 +00001225}