blob: de31795affd673b7510b5c73e2d80c3df1f6a819 [file] [log] [blame]
Daniel Walkerda6df072010-04-23 16:04:20 -07001/* include/linux/msm_mdp.h
2 *
3 * Copyright (C) 2007 Google Incorporated
Ken Zhang420dd202013-01-08 14:28:20 -05004 * Copyright (c) 2012-2013 The Linux Foundation. All rights reserved.
Daniel Walkerda6df072010-04-23 16:04:20 -07005 *
6 * This software is licensed under the terms of the GNU General Public
7 * License version 2, as published by the Free Software Foundation, and
8 * may be copied, distributed, and modified under those terms.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15#ifndef _MSM_MDP_H_
16#define _MSM_MDP_H_
17
18#include <linux/types.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070019#include <linux/fb.h>
Daniel Walkerda6df072010-04-23 16:04:20 -070020
21#define MSMFB_IOCTL_MAGIC 'm'
22#define MSMFB_GRP_DISP _IOW(MSMFB_IOCTL_MAGIC, 1, unsigned int)
23#define MSMFB_BLIT _IOW(MSMFB_IOCTL_MAGIC, 2, unsigned int)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070024#define MSMFB_SUSPEND_SW_REFRESHER _IOW(MSMFB_IOCTL_MAGIC, 128, unsigned int)
25#define MSMFB_RESUME_SW_REFRESHER _IOW(MSMFB_IOCTL_MAGIC, 129, unsigned int)
26#define MSMFB_CURSOR _IOW(MSMFB_IOCTL_MAGIC, 130, struct fb_cursor)
27#define MSMFB_SET_LUT _IOW(MSMFB_IOCTL_MAGIC, 131, struct fb_cmap)
Carl Vanderlipba093a22011-11-22 13:59:59 -080028#define MSMFB_HISTOGRAM _IOWR(MSMFB_IOCTL_MAGIC, 132, struct mdp_histogram_data)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070029/* new ioctls's for set/get ccs matrix */
30#define MSMFB_GET_CCS_MATRIX _IOWR(MSMFB_IOCTL_MAGIC, 133, struct mdp_ccs)
31#define MSMFB_SET_CCS_MATRIX _IOW(MSMFB_IOCTL_MAGIC, 134, struct mdp_ccs)
32#define MSMFB_OVERLAY_SET _IOWR(MSMFB_IOCTL_MAGIC, 135, \
33 struct mdp_overlay)
34#define MSMFB_OVERLAY_UNSET _IOW(MSMFB_IOCTL_MAGIC, 136, unsigned int)
Kuogee Hsieh586fd162012-02-14 15:24:16 -080035
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070036#define MSMFB_OVERLAY_PLAY _IOW(MSMFB_IOCTL_MAGIC, 137, \
37 struct msmfb_overlay_data)
Kuogee Hsieh586fd162012-02-14 15:24:16 -080038#define MSMFB_OVERLAY_QUEUE MSMFB_OVERLAY_PLAY
39
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070040#define MSMFB_GET_PAGE_PROTECTION _IOR(MSMFB_IOCTL_MAGIC, 138, \
41 struct mdp_page_protection)
42#define MSMFB_SET_PAGE_PROTECTION _IOW(MSMFB_IOCTL_MAGIC, 139, \
43 struct mdp_page_protection)
44#define MSMFB_OVERLAY_GET _IOR(MSMFB_IOCTL_MAGIC, 140, \
45 struct mdp_overlay)
46#define MSMFB_OVERLAY_PLAY_ENABLE _IOW(MSMFB_IOCTL_MAGIC, 141, unsigned int)
47#define MSMFB_OVERLAY_BLT _IOWR(MSMFB_IOCTL_MAGIC, 142, \
48 struct msmfb_overlay_blt)
49#define MSMFB_OVERLAY_BLT_OFFSET _IOW(MSMFB_IOCTL_MAGIC, 143, unsigned int)
Carl Vanderlipba093a22011-11-22 13:59:59 -080050#define MSMFB_HISTOGRAM_START _IOR(MSMFB_IOCTL_MAGIC, 144, \
51 struct mdp_histogram_start_req)
52#define MSMFB_HISTOGRAM_STOP _IOR(MSMFB_IOCTL_MAGIC, 145, unsigned int)
Carl Vanderlip0d6ef4a2013-05-30 11:48:48 -070053#define MSMFB_NOTIFY_UPDATE _IOWR(MSMFB_IOCTL_MAGIC, 146, unsigned int)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070054
55#define MSMFB_OVERLAY_3D _IOWR(MSMFB_IOCTL_MAGIC, 147, \
56 struct msmfb_overlay_3d)
57
kuogee hsieh405dc302011-07-21 15:06:59 -070058#define MSMFB_MIXER_INFO _IOWR(MSMFB_IOCTL_MAGIC, 148, \
59 struct msmfb_mixer_info_req)
Nagamalleswararao Ganji0737d652011-10-14 02:02:33 -070060#define MSMFB_OVERLAY_PLAY_WAIT _IOWR(MSMFB_IOCTL_MAGIC, 149, \
61 struct msmfb_overlay_data)
Vinay Kalia27020d12011-10-14 17:50:29 -070062#define MSMFB_WRITEBACK_INIT _IO(MSMFB_IOCTL_MAGIC, 150)
Vinay Kaliae1ba2702011-12-21 16:24:52 -080063#define MSMFB_WRITEBACK_START _IO(MSMFB_IOCTL_MAGIC, 151)
64#define MSMFB_WRITEBACK_STOP _IO(MSMFB_IOCTL_MAGIC, 152)
Vinay Kalia27020d12011-10-14 17:50:29 -070065#define MSMFB_WRITEBACK_QUEUE_BUFFER _IOW(MSMFB_IOCTL_MAGIC, 153, \
66 struct msmfb_data)
67#define MSMFB_WRITEBACK_DEQUEUE_BUFFER _IOW(MSMFB_IOCTL_MAGIC, 154, \
68 struct msmfb_data)
69#define MSMFB_WRITEBACK_TERMINATE _IO(MSMFB_IOCTL_MAGIC, 155)
Pravin Tamkhane02a40682011-11-29 14:17:01 -080070#define MSMFB_MDP_PP _IOWR(MSMFB_IOCTL_MAGIC, 156, struct msmfb_mdp_pp)
Padmanabhan Komanduruf3b0c232012-07-27 20:46:06 +053071#define MSMFB_OVERLAY_VSYNC_CTRL _IOW(MSMFB_IOCTL_MAGIC, 160, unsigned int)
72#define MSMFB_VSYNC_CTRL _IOW(MSMFB_IOCTL_MAGIC, 161, unsigned int)
Vishnuvardhan Prodduturifeb26292013-02-06 18:23:35 +053073#define MSMFB_BUFFER_SYNC _IOW(MSMFB_IOCTL_MAGIC, 162, struct mdp_buf_sync)
Kalyan Thota9284a272012-11-02 20:55:30 +053074#define MSMFB_OVERLAY_COMMIT _IO(MSMFB_IOCTL_MAGIC, 163)
Vishnuvardhan Prodduturifeb26292013-02-06 18:23:35 +053075#define MSMFB_DISPLAY_COMMIT _IOW(MSMFB_IOCTL_MAGIC, 164, \
Ken Zhang4e83b932012-12-02 21:15:47 -050076 struct mdp_display_commit)
Vishnuvardhan Prodduturifeb26292013-02-06 18:23:35 +053077#define MSMFB_METADATA_SET _IOW(MSMFB_IOCTL_MAGIC, 165, struct msmfb_metadata)
Ken Zhang420dd202013-01-08 14:28:20 -050078#define MSMFB_METADATA_GET _IOW(MSMFB_IOCTL_MAGIC, 166, struct msmfb_metadata)
Deva Ramasubramanian166b0982013-01-25 20:11:41 -080079#define MSMFB_WRITEBACK_SET_MIRRORING_HINT _IOW(MSMFB_IOCTL_MAGIC, 167, \
80 unsigned int)
Terence Hampson3e636aa2013-05-08 19:01:51 -040081#define MSMFB_ASYNC_BLIT _IOW(MSMFB_IOCTL_MAGIC, 168, unsigned int)
Kuogee Hsieha77eca62012-09-13 13:22:04 -070082
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070083#define FB_TYPE_3D_PANEL 0x10101010
84#define MDP_IMGTYPE2_START 0x10000
85#define MSMFB_DRIVER_VERSION 0xF9E8D701
Daniel Walkerda6df072010-04-23 16:04:20 -070086
87enum {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070088 NOTIFY_UPDATE_START,
89 NOTIFY_UPDATE_STOP,
Arpita Banerjeea8b7fbf2013-06-11 19:24:20 -070090 NOTIFY_UPDATE_POWER_OFF,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070091};
92
93enum {
Carl Vanderlip0d6ef4a2013-05-30 11:48:48 -070094 NOTIFY_TYPE_NO_UPDATE,
95 NOTIFY_TYPE_SUSPEND,
96 NOTIFY_TYPE_UPDATE,
97};
98
99enum {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700100 MDP_RGB_565, /* RGB 565 planer */
101 MDP_XRGB_8888, /* RGB 888 padded */
102 MDP_Y_CBCR_H2V2, /* Y and CbCr, pseudo planer w/ Cb is in MSB */
Padmanabhan Komandurud9f38b02012-02-02 18:57:03 +0530103 MDP_Y_CBCR_H2V2_ADRENO,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700104 MDP_ARGB_8888, /* ARGB 888 */
105 MDP_RGB_888, /* RGB 888 planer */
106 MDP_Y_CRCB_H2V2, /* Y and CrCb, pseudo planer w/ Cr is in MSB */
107 MDP_YCRYCB_H2V1, /* YCrYCb interleave */
Pawan Kumar42acdef2013-03-21 19:55:49 +0530108 MDP_CBYCRY_H2V1, /* CbYCrY interleave */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700109 MDP_Y_CRCB_H2V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
110 MDP_Y_CBCR_H2V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -0700111 MDP_Y_CRCB_H1V2,
112 MDP_Y_CBCR_H1V2,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700113 MDP_RGBA_8888, /* ARGB 888 */
114 MDP_BGRA_8888, /* ABGR 888 */
115 MDP_RGBX_8888, /* RGBX 888 */
116 MDP_Y_CRCB_H2V2_TILE, /* Y and CrCb, pseudo planer tile */
117 MDP_Y_CBCR_H2V2_TILE, /* Y and CbCr, pseudo planer tile */
118 MDP_Y_CR_CB_H2V2, /* Y, Cr and Cb, planar */
Pradeep Jilagam9b4a6be2011-10-03 17:19:20 +0530119 MDP_Y_CR_CB_GH2V2, /* Y, Cr and Cb, planar aligned to Android YV12 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700120 MDP_Y_CB_CR_H2V2, /* Y, Cb and Cr, planar */
121 MDP_Y_CRCB_H1V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
122 MDP_Y_CBCR_H1V1, /* Y and CbCr, pseduo planer w/ Cb is in MSB */
Adrian Salido-Moreno2b410482011-08-15 10:40:40 -0700123 MDP_YCRCB_H1V1, /* YCrCb interleave */
124 MDP_YCBCR_H1V1, /* YCbCr interleave */
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -0700125 MDP_BGR_565, /* BGR 565 planer */
Adrian Salido-Morenod559ef12012-07-12 20:16:14 -0700126 MDP_BGR_888, /* BGR 888 */
Adrian Salido-Moreno330c0bf2012-08-22 14:15:33 -0700127 MDP_Y_CBCR_H2V2_VENUS,
Pawan Kumar79854382013-02-14 15:27:12 +0530128 MDP_BGRX_8888, /* BGRX 8888 */
Shalabh Jainbea586a2013-08-23 12:30:48 -0700129 MDP_RGBA_8888_TILE, /* RGBA 8888 in tile format */
130 MDP_ARGB_8888_TILE, /* ARGB 8888 in tile format */
131 MDP_ABGR_8888_TILE, /* ABGR 8888 in tile format */
132 MDP_BGRA_8888_TILE, /* BGRA 8888 in tile format */
133 MDP_RGBX_8888_TILE, /* RGBX 8888 in tile format */
134 MDP_XRGB_8888_TILE, /* XRGB 8888 in tile format */
135 MDP_XBGR_8888_TILE, /* XBGR 8888 in tile format */
136 MDP_BGRX_8888_TILE, /* BGRX 8888 in tile format */
Ramkumar Radhakrishnan97180fa2013-08-06 20:50:52 -0700137 MDP_YCBYCR_H2V1, /* YCbYCr interleave */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700138 MDP_IMGTYPE_LIMIT,
kuogee hsieh1ce7e4c2012-01-13 14:05:54 -0800139 MDP_RGB_BORDERFILL, /* border fill pipe */
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -0700140 MDP_FB_FORMAT = MDP_IMGTYPE2_START, /* framebuffer format */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700141 MDP_IMGTYPE_LIMIT2 /* Non valid image type after this enum */
Daniel Walkerda6df072010-04-23 16:04:20 -0700142};
143
144enum {
145 PMEM_IMG,
146 FB_IMG,
147};
148
Liyuan Lid9736632011-11-11 13:47:59 -0800149enum {
150 HSIC_HUE = 0,
151 HSIC_SAT,
152 HSIC_INT,
153 HSIC_CON,
154 NUM_HSIC_PARAM,
155};
156
Adrian Salido-Moreno1857f062012-05-29 17:57:28 -0700157#define MDSS_MDP_ROT_ONLY 0x80
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -0700158#define MDSS_MDP_RIGHT_MIXER 0x100
159
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700160/* mdp_blit_req flag values */
161#define MDP_ROT_NOP 0
162#define MDP_FLIP_LR 0x1
163#define MDP_FLIP_UD 0x2
164#define MDP_ROT_90 0x4
165#define MDP_ROT_180 (MDP_FLIP_UD|MDP_FLIP_LR)
166#define MDP_ROT_270 (MDP_ROT_90|MDP_FLIP_UD|MDP_FLIP_LR)
167#define MDP_DITHER 0x8
168#define MDP_BLUR 0x10
169#define MDP_BLEND_FG_PREMULT 0x20000
Padmanabhan Komandurudd10bf12012-10-17 20:27:33 +0530170#define MDP_IS_FG 0x40000
Shivaraj Shettyd854a5a2013-10-10 18:44:58 +0530171#define MDP_SOLID_FILL 0x0000100
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700172#define MDP_DEINTERLACE 0x80000000
173#define MDP_SHARPENING 0x40000000
174#define MDP_NO_DMA_BARRIER_START 0x20000000
175#define MDP_NO_DMA_BARRIER_END 0x10000000
176#define MDP_NO_BLIT 0x08000000
177#define MDP_BLIT_WITH_DMA_BARRIERS 0x000
178#define MDP_BLIT_WITH_NO_DMA_BARRIERS \
179 (MDP_NO_DMA_BARRIER_START | MDP_NO_DMA_BARRIER_END)
180#define MDP_BLIT_SRC_GEM 0x04000000
181#define MDP_BLIT_DST_GEM 0x02000000
182#define MDP_BLIT_NON_CACHED 0x01000000
183#define MDP_OV_PIPE_SHARE 0x00800000
184#define MDP_DEINTERLACE_ODD 0x00400000
185#define MDP_OV_PLAY_NOWAIT 0x00200000
186#define MDP_SOURCE_ROTATED_90 0x00100000
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700187#define MDP_OVERLAY_PP_CFG_EN 0x00080000
Ajay Singh Parmar4c7ccb32012-02-21 12:56:04 +0530188#define MDP_BACKEND_COMPOSITION 0x00040000
Nagamalleswararao Ganji880f8472011-12-14 03:52:28 -0800189#define MDP_BORDERFILL_SUPPORTED 0x00010000
190#define MDP_SECURE_OVERLAY_SESSION 0x00008000
Arun Kumar K.R9ce1fd62013-09-24 11:35:08 -0700191#define MDP_SECURE_DISPLAY_OVERLAY_SESSION 0x00002000
Adrian Salido-Moreno9a8485c2013-02-06 14:08:28 -0800192#define MDP_OV_PIPE_FORCE_DMA 0x00004000
Nagamalleswararao Ganji880f8472011-12-14 03:52:28 -0800193#define MDP_MEMORY_ID_TYPE_FB 0x00001000
Sree Sesha Aravind Vadrevu35143132013-03-12 02:32:06 -0700194#define MDP_BWC_EN 0x00000400
Sree Sesha Aravind Vadrevu05d4d222013-04-01 14:31:28 -0700195#define MDP_DECIMATION_EN 0x00000800
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700196#define MDP_TRANSP_NOP 0xffffffff
197#define MDP_ALPHA_NOP 0xff
198
199#define MDP_FB_PAGE_PROTECTION_NONCACHED (0)
200#define MDP_FB_PAGE_PROTECTION_WRITECOMBINE (1)
201#define MDP_FB_PAGE_PROTECTION_WRITETHROUGHCACHE (2)
202#define MDP_FB_PAGE_PROTECTION_WRITEBACKCACHE (3)
203#define MDP_FB_PAGE_PROTECTION_WRITEBACKWACACHE (4)
204/* Sentinel: Don't use! */
205#define MDP_FB_PAGE_PROTECTION_INVALID (5)
206/* Count of the number of MDP_FB_PAGE_PROTECTION_... values. */
207#define MDP_NUM_FB_PAGE_PROTECTION_VALUES (5)
Daniel Walkerda6df072010-04-23 16:04:20 -0700208
209struct mdp_rect {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700210 uint32_t x;
211 uint32_t y;
212 uint32_t w;
213 uint32_t h;
Daniel Walkerda6df072010-04-23 16:04:20 -0700214};
215
216struct mdp_img {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700217 uint32_t width;
218 uint32_t height;
219 uint32_t format;
220 uint32_t offset;
Daniel Walkerda6df072010-04-23 16:04:20 -0700221 int memory_id; /* the file descriptor */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700222 uint32_t priv;
Daniel Walkerda6df072010-04-23 16:04:20 -0700223};
224
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700225/*
226 * {3x3} + {3} ccs matrix
227 */
228
229#define MDP_CCS_RGB2YUV 0
230#define MDP_CCS_YUV2RGB 1
231
232#define MDP_CCS_SIZE 9
233#define MDP_BV_SIZE 3
234
235struct mdp_ccs {
236 int direction; /* MDP_CCS_RGB2YUV or YUV2RGB */
237 uint16_t ccs[MDP_CCS_SIZE]; /* 3x3 color coefficients */
238 uint16_t bv[MDP_BV_SIZE]; /* 1x3 bias vector */
239};
240
Nagamalleswararao Ganji4b991722011-01-28 13:24:34 -0800241struct mdp_csc {
242 int id;
243 uint32_t csc_mv[9];
244 uint32_t csc_pre_bv[3];
245 uint32_t csc_post_bv[3];
246 uint32_t csc_pre_lv[6];
247 uint32_t csc_post_lv[6];
248};
249
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700250/* The version of the mdp_blit_req structure so that
251 * user applications can selectively decide which functionality
252 * to include
253 */
254
255#define MDP_BLIT_REQ_VERSION 2
256
Shivaraj Shetty1bbb3832013-10-22 18:43:17 +0530257struct color {
258 uint32_t r;
259 uint32_t g;
260 uint32_t b;
261 uint32_t alpha;
262};
263
Daniel Walkerda6df072010-04-23 16:04:20 -0700264struct mdp_blit_req {
265 struct mdp_img src;
266 struct mdp_img dst;
267 struct mdp_rect src_rect;
268 struct mdp_rect dst_rect;
Shivaraj Shetty1bbb3832013-10-22 18:43:17 +0530269 struct color const_color;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700270 uint32_t alpha;
271 uint32_t transp_mask;
272 uint32_t flags;
273 int sharpening_strength; /* -127 <--> 127, default 64 */
Daniel Walkerda6df072010-04-23 16:04:20 -0700274};
275
276struct mdp_blit_req_list {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700277 uint32_t count;
Daniel Walkerda6df072010-04-23 16:04:20 -0700278 struct mdp_blit_req req[];
279};
280
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700281#define MSMFB_DATA_VERSION 2
282
283struct msmfb_data {
284 uint32_t offset;
285 int memory_id;
286 int id;
287 uint32_t flags;
288 uint32_t priv;
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800289 uint32_t iova;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700290};
291
292#define MSMFB_NEW_REQUEST -1
293
294struct msmfb_overlay_data {
295 uint32_t id;
296 struct msmfb_data data;
297 uint32_t version_key;
298 struct msmfb_data plane1_data;
299 struct msmfb_data plane2_data;
Adrian Salido-Moreno1857f062012-05-29 17:57:28 -0700300 struct msmfb_data dst_data;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700301};
302
303struct msmfb_img {
304 uint32_t width;
305 uint32_t height;
306 uint32_t format;
307};
308
Vinay Kalia27020d12011-10-14 17:50:29 -0700309#define MSMFB_WRITEBACK_DEQUEUE_BLOCKING 0x1
310struct msmfb_writeback_data {
311 struct msmfb_data buf_info;
312 struct msmfb_img img;
313};
314
Ken Zhang77ce0192012-08-10 11:27:19 -0400315#define MDP_PP_OPS_ENABLE 0x1
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700316#define MDP_PP_OPS_READ 0x2
317#define MDP_PP_OPS_WRITE 0x4
Ken Zhang77ce0192012-08-10 11:27:19 -0400318#define MDP_PP_OPS_DISABLE 0x8
Ken Zhang824758e2012-08-15 11:02:21 -0400319#define MDP_PP_IGC_FLAG_ROM0 0x10
320#define MDP_PP_IGC_FLAG_ROM1 0x20
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700321
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700322#define MDSS_PP_DSPP_CFG 0x000
323#define MDSS_PP_SSPP_CFG 0x100
324#define MDSS_PP_LM_CFG 0x200
325#define MDSS_PP_WB_CFG 0x300
Ping Li8231ae42013-01-09 20:39:25 -0500326
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700327#define MDSS_PP_ARG_MASK 0x3C00
328#define MDSS_PP_ARG_NUM 4
Carl Vanderlip793aa582013-03-18 10:18:47 -0700329#define MDSS_PP_ARG_SHIFT 10
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700330#define MDSS_PP_LOCATION_MASK 0x0300
331#define MDSS_PP_LOGICAL_MASK 0x00FF
Ping Li8231ae42013-01-09 20:39:25 -0500332
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700333#define MDSS_PP_ADD_ARG(var, arg) ((var) | (0x1 << (MDSS_PP_ARG_SHIFT + (arg))))
334#define PP_ARG(x, var) ((var) & (0x1 << (MDSS_PP_ARG_SHIFT + (x))))
Ping Li8231ae42013-01-09 20:39:25 -0500335#define PP_LOCAT(var) ((var) & MDSS_PP_LOCATION_MASK)
336#define PP_BLOCK(var) ((var) & MDSS_PP_LOGICAL_MASK)
337
338
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700339struct mdp_qseed_cfg {
340 uint32_t table_num;
341 uint32_t ops;
342 uint32_t len;
343 uint32_t *data;
344};
345
Ping Li87cca832013-01-30 18:27:52 -0500346struct mdp_sharp_cfg {
347 uint32_t flags;
348 uint32_t strength;
349 uint32_t edge_thr;
350 uint32_t smooth_thr;
351 uint32_t noise_thr;
352};
353
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700354struct mdp_qseed_cfg_data {
355 uint32_t block;
356 struct mdp_qseed_cfg qseed_data;
357};
358
Carl Vanderlip94d9b782013-01-16 12:13:52 -0800359#define MDP_OVERLAY_PP_CSC_CFG 0x1
360#define MDP_OVERLAY_PP_QSEED_CFG 0x2
361#define MDP_OVERLAY_PP_PA_CFG 0x4
362#define MDP_OVERLAY_PP_IGC_CFG 0x8
Ping Li87cca832013-01-30 18:27:52 -0500363#define MDP_OVERLAY_PP_SHARP_CFG 0x10
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700364#define MDP_OVERLAY_PP_HIST_CFG 0x20
Carl Vanderlip57027132013-03-18 13:53:16 -0700365#define MDP_OVERLAY_PP_HIST_LUT_CFG 0x40
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700366
367#define MDP_CSC_FLAG_ENABLE 0x1
368#define MDP_CSC_FLAG_YUV_IN 0x2
369#define MDP_CSC_FLAG_YUV_OUT 0x4
370
371struct mdp_csc_cfg {
372 /* flags for enable CSC, toggling RGB,YUV input/output */
373 uint32_t flags;
374 uint32_t csc_mv[9];
375 uint32_t csc_pre_bv[3];
376 uint32_t csc_post_bv[3];
377 uint32_t csc_pre_lv[6];
378 uint32_t csc_post_lv[6];
379};
380
381struct mdp_csc_cfg_data {
382 uint32_t block;
383 struct mdp_csc_cfg csc_data;
384};
385
Ping Li58229242012-11-30 14:05:43 -0500386struct mdp_pa_cfg {
387 uint32_t flags;
388 uint32_t hue_adj;
389 uint32_t sat_adj;
390 uint32_t val_adj;
391 uint32_t cont_adj;
392};
393
Carl Vanderlip94d9b782013-01-16 12:13:52 -0800394struct mdp_igc_lut_data {
395 uint32_t block;
396 uint32_t len, ops;
397 uint32_t *c0_c1_data;
398 uint32_t *c2_data;
399};
400
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700401struct mdp_histogram_cfg {
402 uint32_t ops;
403 uint32_t block;
404 uint8_t frame_cnt;
405 uint8_t bit_mask;
406 uint16_t num_bins;
407};
408
Carl Vanderlip57027132013-03-18 13:53:16 -0700409struct mdp_hist_lut_data {
410 uint32_t block;
411 uint32_t ops;
412 uint32_t len;
413 uint32_t *data;
414};
415
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700416struct mdp_overlay_pp_params {
417 uint32_t config_ops;
418 struct mdp_csc_cfg csc_cfg;
419 struct mdp_qseed_cfg qseed_cfg[2];
Ping Li58229242012-11-30 14:05:43 -0500420 struct mdp_pa_cfg pa_cfg;
Carl Vanderlip94d9b782013-01-16 12:13:52 -0800421 struct mdp_igc_lut_data igc_cfg;
Ping Li87cca832013-01-30 18:27:52 -0500422 struct mdp_sharp_cfg sharp_cfg;
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700423 struct mdp_histogram_cfg hist_cfg;
Carl Vanderlip57027132013-03-18 13:53:16 -0700424 struct mdp_hist_lut_data hist_lut_cfg;
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700425};
426
Mayank Chopra29c4ee52013-07-24 12:31:01 +0530427/**
428 * enum mdss_mdp_blend_op - Different blend operations set by userspace
429 *
430 * @BLEND_OP_NOT_DEFINED: No blend operation defined for the layer.
431 * @BLEND_OP_OPAQUE: Apply a constant blend operation. The layer
432 * would appear opaque in case fg plane alpha is
433 * 0xff.
434 * @BLEND_OP_PREMULTIPLIED: Apply source over blend rule. Layer already has
435 * alpha pre-multiplication done. If fg plane alpha
436 * is less than 0xff, apply modulation as well. This
437 * operation is intended on layers having alpha
438 * channel.
439 * @BLEND_OP_COVERAGE: Apply source over blend rule. Layer is not alpha
440 * pre-multiplied. Apply pre-multiplication. If fg
441 * plane alpha is less than 0xff, apply modulation as
442 * well.
443 * @BLEND_OP_MAX: Used to track maximum blend operation possible by
444 * mdp.
445 */
446enum mdss_mdp_blend_op {
447 BLEND_OP_NOT_DEFINED = 0,
448 BLEND_OP_OPAQUE,
449 BLEND_OP_PREMULTIPLIED,
450 BLEND_OP_COVERAGE,
451 BLEND_OP_MAX,
452};
453
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700454struct mdp_overlay {
455 struct msmfb_img src;
456 struct mdp_rect src_rect;
457 struct mdp_rect dst_rect;
458 uint32_t z_order; /* stage number */
459 uint32_t is_fg; /* control alpha & transp */
460 uint32_t alpha;
Mayank Chopra29c4ee52013-07-24 12:31:01 +0530461 uint32_t blend_op;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700462 uint32_t transp_mask;
463 uint32_t flags;
464 uint32_t id;
Sree Sesha Aravind Vadrevu05d4d222013-04-01 14:31:28 -0700465 uint32_t user_data[7];
466 uint8_t horz_deci;
467 uint8_t vert_deci;
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700468 struct mdp_overlay_pp_params overlay_pp_cfg;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700469};
470
471struct msmfb_overlay_3d {
472 uint32_t is_3d;
473 uint32_t width;
474 uint32_t height;
475};
476
477
478struct msmfb_overlay_blt {
479 uint32_t enable;
480 uint32_t offset;
481 uint32_t width;
482 uint32_t height;
483 uint32_t bpp;
484};
485
486struct mdp_histogram {
487 uint32_t frame_cnt;
488 uint32_t bin_cnt;
489 uint32_t *r;
490 uint32_t *g;
491 uint32_t *b;
492};
493
Sree Sesha Aravind Vadrevu7bacaaa2013-03-20 11:50:25 -0700494enum {
495 DISPLAY_MISR_EDP,
496 DISPLAY_MISR_DSI0,
497 DISPLAY_MISR_DSI1,
498 DISPLAY_MISR_HDMI,
499 DISPLAY_MISR_LCDC,
500 DISPLAY_MISR_ATV,
501 DISPLAY_MISR_DSI_CMD,
502 DISPLAY_MISR_MAX
503};
504
505enum {
506 MISR_OP_NONE,
507 MISR_OP_SFM,
508 MISR_OP_MFM,
509 MISR_OP_BM,
510 MISR_OP_MAX
511};
512
513struct mdp_misr {
514 uint32_t block_id;
515 uint32_t frame_count;
516 uint32_t crc_op_mode;
517 uint32_t crc_value[32];
518};
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800519
520/*
521
Ken Zhang6a431632012-08-08 16:46:22 -0400522 mdp_block_type defines the identifiers for pipes in MDP 4.3 and up
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800523
524 MDP_BLOCK_RESERVED is provided for backward compatibility and is
525 deprecated. It corresponds to DMA_P. So MDP_BLOCK_DMA_P should be used
526 instead.
527
Ken Zhang6a431632012-08-08 16:46:22 -0400528 MDP_LOGICAL_BLOCK_DISP_0 identifies the display pipe which fb0 uses,
529 same for others.
530
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800531*/
532
533enum {
534 MDP_BLOCK_RESERVED = 0,
535 MDP_BLOCK_OVERLAY_0,
536 MDP_BLOCK_OVERLAY_1,
537 MDP_BLOCK_VG_1,
538 MDP_BLOCK_VG_2,
539 MDP_BLOCK_RGB_1,
540 MDP_BLOCK_RGB_2,
541 MDP_BLOCK_DMA_P,
542 MDP_BLOCK_DMA_S,
543 MDP_BLOCK_DMA_E,
Pravin Tamkhaneb18c9e22012-04-13 18:29:34 -0700544 MDP_BLOCK_OVERLAY_2,
Carl Vanderlipbf16fdf62013-03-11 13:45:45 -0700545 MDP_LOGICAL_BLOCK_DISP_0 = 0x10,
Ken Zhang6a431632012-08-08 16:46:22 -0400546 MDP_LOGICAL_BLOCK_DISP_1,
547 MDP_LOGICAL_BLOCK_DISP_2,
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800548 MDP_BLOCK_MAX,
549};
550
Carl Vanderlipba093a22011-11-22 13:59:59 -0800551/*
552 * mdp_histogram_start_req is used to provide the parameters for
553 * histogram start request
554 */
555
556struct mdp_histogram_start_req {
557 uint32_t block;
558 uint8_t frame_cnt;
559 uint8_t bit_mask;
Carl Vanderlip16316322012-10-08 16:47:34 -0700560 uint16_t num_bins;
Carl Vanderlipba093a22011-11-22 13:59:59 -0800561};
562
563/*
564 * mdp_histogram_data is used to return the histogram data, once
565 * the histogram is done/stopped/cance
566 */
567
568struct mdp_histogram_data {
569 uint32_t block;
Ken Zhang0f523bd2012-08-23 11:14:03 -0400570 uint32_t bin_cnt;
Carl Vanderlipba093a22011-11-22 13:59:59 -0800571 uint32_t *c0;
572 uint32_t *c1;
573 uint32_t *c2;
Carl Vanderlip7b8b6402012-03-01 10:58:03 -0800574 uint32_t *extra_info;
Carl Vanderlipba093a22011-11-22 13:59:59 -0800575};
576
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800577struct mdp_pcc_coeff {
578 uint32_t c, r, g, b, rr, gg, bb, rg, gb, rb, rgb_0, rgb_1;
579};
580
581struct mdp_pcc_cfg_data {
582 uint32_t block;
583 uint32_t ops;
584 struct mdp_pcc_coeff r, g, b;
585};
586
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400587#define MDP_GAMUT_TABLE_NUM 8
588
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800589enum {
590 mdp_lut_igc,
591 mdp_lut_pgc,
592 mdp_lut_hist,
593 mdp_lut_max,
594};
595
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800596struct mdp_ar_gc_lut_data {
597 uint32_t x_start;
598 uint32_t slope;
599 uint32_t offset;
600};
601
602struct mdp_pgc_lut_data {
603 uint32_t block;
604 uint32_t flags;
605 uint8_t num_r_stages;
606 uint8_t num_g_stages;
607 uint8_t num_b_stages;
608 struct mdp_ar_gc_lut_data *r_data;
609 struct mdp_ar_gc_lut_data *g_data;
610 struct mdp_ar_gc_lut_data *b_data;
611};
612
613
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800614struct mdp_lut_cfg_data {
615 uint32_t lut_type;
616 union {
617 struct mdp_igc_lut_data igc_lut_data;
618 struct mdp_pgc_lut_data pgc_lut_data;
619 struct mdp_hist_lut_data hist_lut_data;
620 } data;
621};
622
Carl Vanderlipf0fd8e72012-05-03 15:08:20 -0700623struct mdp_bl_scale_data {
624 uint32_t min_lvl;
625 uint32_t scale;
626};
Pravin Tamkhane67726da2012-04-13 11:59:11 -0700627
Ken Zhang77ce0192012-08-10 11:27:19 -0400628struct mdp_pa_cfg_data {
629 uint32_t block;
Ping Li58229242012-11-30 14:05:43 -0500630 struct mdp_pa_cfg pa_data;
Ken Zhang77ce0192012-08-10 11:27:19 -0400631};
632
Ken Zhang7fb85772012-08-18 14:51:33 -0400633struct mdp_dither_cfg_data {
634 uint32_t block;
635 uint32_t flags;
636 uint32_t g_y_depth;
637 uint32_t r_cr_depth;
638 uint32_t b_cb_depth;
639};
640
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400641struct mdp_gamut_cfg_data {
642 uint32_t block;
643 uint32_t flags;
644 uint32_t gamut_first;
645 uint32_t tbl_size[MDP_GAMUT_TABLE_NUM];
646 uint16_t *r_tbl[MDP_GAMUT_TABLE_NUM];
647 uint16_t *g_tbl[MDP_GAMUT_TABLE_NUM];
648 uint16_t *b_tbl[MDP_GAMUT_TABLE_NUM];
649};
650
Carl Vanderlipe8ed5ec2012-09-28 16:04:10 -0700651struct mdp_calib_config_data {
652 uint32_t ops;
653 uint32_t addr;
654 uint32_t data;
655};
656
Arpita Banerjee676eea22013-06-04 19:43:24 -0700657struct mdp_calib_config_buffer {
658 uint32_t ops;
659 uint32_t size;
660 uint32_t *buffer;
661};
662
Arpita Banerjeea8b7fbf2013-06-11 19:24:20 -0700663struct mdp_calib_dcm_state {
664 uint32_t ops;
665 uint32_t dcm_state;
666};
667
668enum {
669 DCM_UNINIT,
670 DCM_UNBLANK,
671 DCM_ENTER,
672 DCM_EXIT,
673 DCM_BLANK,
674};
675
Carl Vanderlipe5592b62013-05-16 21:00:03 -0700676#define MDSS_MAX_BL_BRIGHTNESS 255
677#define AD_BL_LIN_LEN (MDSS_MAX_BL_BRIGHTNESS + 1)
678
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700679#define MDSS_AD_MODE_AUTO_BL 0x0
680#define MDSS_AD_MODE_AUTO_STR 0x1
681#define MDSS_AD_MODE_TARG_STR 0x3
682#define MDSS_AD_MODE_MAN_STR 0x7
Carl Vanderlip819c5092013-05-19 12:08:33 -0700683#define MDSS_AD_MODE_CALIB 0xF
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700684
685#define MDP_PP_AD_INIT 0x10
686#define MDP_PP_AD_CFG 0x20
687
688struct mdss_ad_init {
689 uint32_t asym_lut[33];
690 uint32_t color_corr_lut[33];
691 uint8_t i_control[2];
692 uint16_t black_lvl;
693 uint16_t white_lvl;
694 uint8_t var;
695 uint8_t limit_ampl;
696 uint8_t i_dither;
697 uint8_t slope_max;
698 uint8_t slope_min;
699 uint8_t dither_ctl;
700 uint8_t format;
701 uint8_t auto_size;
702 uint16_t frame_w;
703 uint16_t frame_h;
704 uint8_t logo_v;
705 uint8_t logo_h;
Carl Vanderlipe5592b62013-05-16 21:00:03 -0700706 uint32_t bl_lin_len;
707 uint32_t *bl_lin;
708 uint32_t *bl_lin_inv;
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700709};
710
Carl Vanderlip5e81ced2013-05-23 20:02:14 -0700711#define MDSS_AD_BL_CTRL_MODE_EN 1
712#define MDSS_AD_BL_CTRL_MODE_DIS 0
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700713struct mdss_ad_cfg {
714 uint32_t mode;
715 uint32_t al_calib_lut[33];
716 uint16_t backlight_min;
717 uint16_t backlight_max;
718 uint16_t backlight_scale;
719 uint16_t amb_light_min;
720 uint16_t filter[2];
721 uint16_t calib[4];
722 uint8_t strength_limit;
723 uint8_t t_filter_recursion;
Carl Vanderlip956360e2013-04-04 20:57:17 -0700724 uint16_t stab_itr;
Carl Vanderlip5e81ced2013-05-23 20:02:14 -0700725 uint32_t bl_ctrl_mode;
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700726};
727
728/* ops uses standard MDP_PP_* flags */
729struct mdss_ad_init_cfg {
730 uint32_t ops;
731 union {
732 struct mdss_ad_init init;
733 struct mdss_ad_cfg cfg;
734 } params;
735};
736
737/* mode uses MDSS_AD_MODE_* flags */
738struct mdss_ad_input {
739 uint32_t mode;
740 union {
741 uint32_t amb_light;
742 uint32_t strength;
Carl Vanderlip819c5092013-05-19 12:08:33 -0700743 uint32_t calib_bl;
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700744 } in;
Carl Vanderlip16e79532013-04-02 11:12:16 -0700745 uint32_t output;
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700746};
747
Carl Vanderlipa088b7c2013-05-17 13:52:53 -0700748#define MDSS_CALIB_MODE_BL 0x1
Carl Vanderlip95a07e12013-05-17 13:51:38 -0700749struct mdss_calib_cfg {
750 uint32_t ops;
751 uint32_t calib_mask;
752};
753
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800754enum {
755 mdp_op_pcc_cfg,
756 mdp_op_csc_cfg,
757 mdp_op_lut_cfg,
Pravin Tamkhane67726da2012-04-13 11:59:11 -0700758 mdp_op_qseed_cfg,
Carl Vanderlipf0fd8e72012-05-03 15:08:20 -0700759 mdp_bl_scale_cfg,
Ken Zhang77ce0192012-08-10 11:27:19 -0400760 mdp_op_pa_cfg,
Ken Zhang7fb85772012-08-18 14:51:33 -0400761 mdp_op_dither_cfg,
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400762 mdp_op_gamut_cfg,
Carl Vanderlipe8ed5ec2012-09-28 16:04:10 -0700763 mdp_op_calib_cfg,
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700764 mdp_op_ad_cfg,
765 mdp_op_ad_input,
Carl Vanderlip95a07e12013-05-17 13:51:38 -0700766 mdp_op_calib_mode,
Arpita Banerjee676eea22013-06-04 19:43:24 -0700767 mdp_op_calib_buffer,
Arpita Banerjeea8b7fbf2013-06-11 19:24:20 -0700768 mdp_op_calib_dcm_state,
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800769 mdp_op_max,
770};
771
Pawan Kumar9807ea12013-02-14 18:12:02 +0530772enum {
773 WB_FORMAT_NV12,
774 WB_FORMAT_RGB_565,
775 WB_FORMAT_RGB_888,
776 WB_FORMAT_xRGB_8888,
777 WB_FORMAT_ARGB_8888,
Pawan Kumaree811932013-07-09 15:45:01 +0530778 WB_FORMAT_BGRA_8888,
779 WB_FORMAT_BGRX_8888,
Pawan Kumar9807ea12013-02-14 18:12:02 +0530780 WB_FORMAT_ARGB_8888_INPUT_ALPHA /* Need to support */
781};
782
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800783struct msmfb_mdp_pp {
784 uint32_t op;
785 union {
786 struct mdp_pcc_cfg_data pcc_cfg_data;
787 struct mdp_csc_cfg_data csc_cfg_data;
788 struct mdp_lut_cfg_data lut_cfg_data;
Pravin Tamkhane67726da2012-04-13 11:59:11 -0700789 struct mdp_qseed_cfg_data qseed_cfg_data;
Carl Vanderlipf0fd8e72012-05-03 15:08:20 -0700790 struct mdp_bl_scale_data bl_scale_data;
Ken Zhang77ce0192012-08-10 11:27:19 -0400791 struct mdp_pa_cfg_data pa_cfg_data;
Ken Zhang7fb85772012-08-18 14:51:33 -0400792 struct mdp_dither_cfg_data dither_cfg_data;
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400793 struct mdp_gamut_cfg_data gamut_cfg_data;
Carl Vanderlipe8ed5ec2012-09-28 16:04:10 -0700794 struct mdp_calib_config_data calib_cfg;
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700795 struct mdss_ad_init_cfg ad_init_cfg;
Carl Vanderlip95a07e12013-05-17 13:51:38 -0700796 struct mdss_calib_cfg mdss_calib_cfg;
Carl Vanderlip8b493b02013-03-22 13:40:02 -0700797 struct mdss_ad_input ad_input;
Arpita Banerjee676eea22013-06-04 19:43:24 -0700798 struct mdp_calib_config_buffer calib_buffer;
Arpita Banerjeea8b7fbf2013-06-11 19:24:20 -0700799 struct mdp_calib_dcm_state calib_dcm;
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800800 } data;
801};
802
Manoj Raoa8e39d92013-02-16 08:47:21 -0800803#define FB_METADATA_VIDEO_INFO_CODE_SUPPORT 1
Ken Zhang5cf85c02012-08-23 19:32:52 -0700804enum {
805 metadata_op_none,
806 metadata_op_base_blend,
Ken Zhang420dd202013-01-08 14:28:20 -0500807 metadata_op_frame_rate,
Manoj Raoa8e39d92013-02-16 08:47:21 -0800808 metadata_op_vic,
Pawan Kumar9807ea12013-02-14 18:12:02 +0530809 metadata_op_wb_format,
Tatenda Chipeperekwa5dc8c482013-10-25 17:44:37 -0700810 metadata_op_wb_secure,
Adrian Salido-Moreno9bf71f32013-03-05 19:23:44 -0800811 metadata_op_get_caps,
Sree Sesha Aravind Vadrevu7bacaaa2013-03-20 11:50:25 -0700812 metadata_op_crc,
Ken Zhang5cf85c02012-08-23 19:32:52 -0700813 metadata_op_max
814};
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800815
Ken Zhang5cf85c02012-08-23 19:32:52 -0700816struct mdp_blend_cfg {
817 uint32_t is_premultiplied;
818};
819
Pawan Kumar9807ea12013-02-14 18:12:02 +0530820struct mdp_mixer_cfg {
821 uint32_t writeback_format;
822 uint32_t alpha;
823};
824
Adrian Salido-Moreno9bf71f32013-03-05 19:23:44 -0800825struct mdss_hw_caps {
826 uint32_t mdp_rev;
827 uint8_t rgb_pipes;
828 uint8_t vig_pipes;
829 uint8_t dma_pipes;
Sree Sesha Aravind Vadrevu10c4d772013-03-28 13:11:12 -0700830 uint32_t features;
Adrian Salido-Moreno9bf71f32013-03-05 19:23:44 -0800831};
832
Ken Zhang5cf85c02012-08-23 19:32:52 -0700833struct msmfb_metadata {
834 uint32_t op;
835 uint32_t flags;
836 union {
Sree Sesha Aravind Vadrevu7bacaaa2013-03-20 11:50:25 -0700837 struct mdp_misr misr_request;
Ken Zhang5cf85c02012-08-23 19:32:52 -0700838 struct mdp_blend_cfg blend_cfg;
Pawan Kumar9807ea12013-02-14 18:12:02 +0530839 struct mdp_mixer_cfg mixer_cfg;
Ken Zhang420dd202013-01-08 14:28:20 -0500840 uint32_t panel_frame_rate;
Manoj Raoa8e39d92013-02-16 08:47:21 -0800841 uint32_t video_info_code;
Adrian Salido-Moreno9bf71f32013-03-05 19:23:44 -0800842 struct mdss_hw_caps caps;
Tatenda Chipeperekwa5dc8c482013-10-25 17:44:37 -0700843 uint8_t secure_en;
Ken Zhang5cf85c02012-08-23 19:32:52 -0700844 } data;
845};
Ken Zhang5295d802012-11-07 18:33:16 -0500846
Adrian Salido-Moreno1a74a492013-05-11 21:24:43 -0700847#define MDP_MAX_FENCE_FD 32
Ken Zhang5295d802012-11-07 18:33:16 -0500848#define MDP_BUF_SYNC_FLAG_WAIT 1
849
850struct mdp_buf_sync {
851 uint32_t flags;
852 uint32_t acq_fen_fd_cnt;
Jayant Shekharf3996992013-08-22 14:28:10 +0530853 uint32_t session_id;
Ken Zhang5295d802012-11-07 18:33:16 -0500854 int *acq_fen_fd;
855 int *rel_fen_fd;
856};
857
Terence Hampson3e636aa2013-05-08 19:01:51 -0400858struct mdp_async_blit_req_list {
859 struct mdp_buf_sync sync;
860 uint32_t count;
861 struct mdp_blit_req req[];
862};
863
Ken Zhang4e83b932012-12-02 21:15:47 -0500864#define MDP_DISPLAY_COMMIT_OVERLAY 1
Ken Zhang5e8588d2012-10-01 11:46:42 -0700865struct mdp_buf_fence {
866 uint32_t flags;
867 uint32_t acq_fen_fd_cnt;
868 int acq_fen_fd[MDP_MAX_FENCE_FD];
869 int rel_fen_fd[MDP_MAX_FENCE_FD];
870};
871
Ken Zhang4e83b932012-12-02 21:15:47 -0500872
873struct mdp_display_commit {
874 uint32_t flags;
875 uint32_t wait_for_finish;
876 struct fb_var_screeninfo var;
Ken Zhang5e8588d2012-10-01 11:46:42 -0700877 struct mdp_buf_fence buf_fence;
Jeykumar Sankaranb826f332013-09-07 00:58:43 -0700878 struct mdp_rect roi;
Ken Zhang4e83b932012-12-02 21:15:47 -0500879};
880
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700881struct mdp_page_protection {
882 uint32_t page_protection;
883};
884
kuogee hsieh405dc302011-07-21 15:06:59 -0700885
886struct mdp_mixer_info {
887 int pndx;
888 int pnum;
889 int ptype;
890 int mixer_num;
891 int z_order;
892};
893
894#define MAX_PIPE_PER_MIXER 4
895
896struct msmfb_mixer_info_req {
897 int mixer_num;
898 int cnt;
899 struct mdp_mixer_info info[MAX_PIPE_PER_MIXER];
900};
901
Ravishangar Kalyanam6bc448a2012-03-14 11:31:52 -0700902enum {
903 DISPLAY_SUBSYSTEM_ID,
904 ROTATOR_SUBSYSTEM_ID,
905};
kuogee hsieh405dc302011-07-21 15:06:59 -0700906
Adrian Salido-Moreno96d88d42012-12-20 13:01:39 -0800907enum {
908 MDP_IOMMU_DOMAIN_CP,
909 MDP_IOMMU_DOMAIN_NS,
910};
911
Deva Ramasubramanian166b0982013-01-25 20:11:41 -0800912enum {
913 MDP_WRITEBACK_MIRROR_OFF,
914 MDP_WRITEBACK_MIRROR_ON,
915 MDP_WRITEBACK_MIRROR_PAUSE,
916 MDP_WRITEBACK_MIRROR_RESUME,
917};
918
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700919#ifdef __KERNEL__
Adrian Salido-Moreno96d88d42012-12-20 13:01:39 -0800920int msm_fb_get_iommu_domain(struct fb_info *info, int domain);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700921/* get the framebuffer physical address information */
Ravishangar Kalyanam6bc448a2012-03-14 11:31:52 -0700922int get_fb_phys_info(unsigned long *start, unsigned long *len, int fb_num,
923 int subsys_id);
Vinay Kalia27020d12011-10-14 17:50:29 -0700924struct fb_info *msm_fb_get_writeback_fb(void);
925int msm_fb_writeback_init(struct fb_info *info);
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800926int msm_fb_writeback_start(struct fb_info *info);
Vinay Kalia27020d12011-10-14 17:50:29 -0700927int msm_fb_writeback_queue_buffer(struct fb_info *info,
928 struct msmfb_data *data);
929int msm_fb_writeback_dequeue_buffer(struct fb_info *info,
930 struct msmfb_data *data);
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800931int msm_fb_writeback_stop(struct fb_info *info);
Vinay Kalia27020d12011-10-14 17:50:29 -0700932int msm_fb_writeback_terminate(struct fb_info *info);
Adrian Salido-Moreno96d88d42012-12-20 13:01:39 -0800933int msm_fb_writeback_set_secure(struct fb_info *info, int enable);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700934#endif
935
936#endif /*_MSM_MDP_H_*/