Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / 30bc4ca3137a443890b9d2074b240287c628f03d / . / llvm / lib / Target / X86 / X86InstrFragmentsSIMD.td
blob: fe245c3a7e38398249f6dc33eb4b709f912ae7fb [file] [log] [blame]
Jia Liue1d61962012-02-19 02:03:36 +0000[diff] [blame]1//===-- X86InstrFragmentsSIMD.td - x86 SIMD ISA ------------*- tablegen -*-===//
David Greene509be1f2010-02-09 23:52:19 +0000[diff] [blame]2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Jia Liub22310f2012-02-18 12:03:15 +0000[diff] [blame]7//
David Greene509be1f2010-02-09 23:52:19 +0000[diff] [blame]8//===----------------------------------------------------------------------===//
9//
10// This file provides pattern fragments useful for SIMD instructions.
11//
12//===----------------------------------------------------------------------===//
13
14//===----------------------------------------------------------------------===//
Bruno Cardoso Lopese446aef2015-02-05 13:22:50 +0000[diff] [blame]15// MMX specific DAG Nodes.
16//===----------------------------------------------------------------------===//
17
18// Low word of MMX to GPR.
19def MMX_X86movd2w : SDNode<"X86ISD::MMX_MOVD2W", SDTypeProfile<1, 1,
20 [SDTCisVT<0, i32>, SDTCisVT<1, x86mmx>]>>;
Bruno Cardoso Lopesab9ae872015-02-05 13:23:07 +0000[diff] [blame]21// GPR to low word of MMX.
22def MMX_X86movw2d : SDNode<"X86ISD::MMX_MOVW2D", SDTypeProfile<1, 1,
23 [SDTCisVT<0, x86mmx>, SDTCisVT<1, i32>]>>;
Bruno Cardoso Lopese446aef2015-02-05 13:22:50 +0000[diff] [blame]24
25//===----------------------------------------------------------------------===//
David Greene509be1f2010-02-09 23:52:19 +0000[diff] [blame]26// MMX Pattern Fragments
27//===----------------------------------------------------------------------===//
28
Dale Johannesendd224d22010-09-30 23:57:10 +0000[diff] [blame]29def load_mmx : PatFrag<(ops node:$ptr), (x86mmx (load node:$ptr))>;
Bruno Cardoso Lopes9e1c4c12015-02-23 15:23:14 +0000[diff] [blame]30def load_mvmmx : PatFrag<(ops node:$ptr),
31 (x86mmx (MMX_X86movw2d (load node:$ptr)))>;
Dale Johannesendd224d22010-09-30 23:57:10 +0000[diff] [blame]32def bc_mmx : PatFrag<(ops node:$in), (x86mmx (bitconvert node:$in))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]33
34//===----------------------------------------------------------------------===//
35// SSE specific DAG Nodes.
36//===----------------------------------------------------------------------===//
37
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]38def SDTX86VFCMP : SDTypeProfile<1, 3, [SDTCisInt<0>, SDTCisSameAs<1, 2>,
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]39 SDTCisFP<1>, SDTCisVT<3, i8>,
40 SDTCisVec<1>]>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]41
Benjamin Kramer4669d182012-12-21 14:04:55 +0000[diff] [blame]42def X86umin : SDNode<"X86ISD::UMIN", SDTIntBinOp>;
43def X86umax : SDNode<"X86ISD::UMAX", SDTIntBinOp>;
44def X86smin : SDNode<"X86ISD::SMIN", SDTIntBinOp>;
45def X86smax : SDNode<"X86ISD::SMAX", SDTIntBinOp>;
46
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]47def X86fmin : SDNode<"X86ISD::FMIN", SDTFPBinOp>;
48def X86fmax : SDNode<"X86ISD::FMAX", SDTFPBinOp>;
Nadav Rotem178250a2012-08-19 13:06:16 +0000[diff] [blame]49
50// Commutative and Associative FMIN and FMAX.
51def X86fminc : SDNode<"X86ISD::FMINC", SDTFPBinOp,
52 [SDNPCommutative, SDNPAssociative]>;
53def X86fmaxc : SDNode<"X86ISD::FMAXC", SDTFPBinOp,
54 [SDNPCommutative, SDNPAssociative]>;
55
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]56def X86fand : SDNode<"X86ISD::FAND", SDTFPBinOp,
57 [SDNPCommutative, SDNPAssociative]>;
58def X86for : SDNode<"X86ISD::FOR", SDTFPBinOp,
59 [SDNPCommutative, SDNPAssociative]>;
60def X86fxor : SDNode<"X86ISD::FXOR", SDTFPBinOp,
61 [SDNPCommutative, SDNPAssociative]>;
Benjamin Kramer5bc180c2013-08-04 12:05:16 +0000[diff] [blame]62def X86fandn : SDNode<"X86ISD::FANDN", SDTFPBinOp,
63 [SDNPCommutative, SDNPAssociative]>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]64def X86frsqrt : SDNode<"X86ISD::FRSQRT", SDTFPUnaryOp>;
65def X86frcp : SDNode<"X86ISD::FRCP", SDTFPUnaryOp>;
Stuart Hastings9f208042011-06-01 04:39:42 +0000[diff] [blame]66def X86fgetsign: SDNode<"X86ISD::FGETSIGNx86",SDTFPToIntOp>;
Duncan Sands0e4fcb82011-09-22 20:15:48 +0000[diff] [blame]67def X86fhadd : SDNode<"X86ISD::FHADD", SDTFPBinOp>;
68def X86fhsub : SDNode<"X86ISD::FHSUB", SDTFPBinOp>;
Craig Topperf984efb2011-11-19 09:02:40 +0000[diff] [blame]69def X86hadd : SDNode<"X86ISD::HADD", SDTIntBinOp>;
70def X86hsub : SDNode<"X86ISD::HSUB", SDTIntBinOp>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]71def X86comi : SDNode<"X86ISD::COMI", SDTX86CmpTest>;
72def X86ucomi : SDNode<"X86ISD::UCOMI", SDTX86CmpTest>;
Elena Demikhovsky47fc44e2013-12-16 13:52:35 +0000[diff] [blame]73def X86cmps : SDNode<"X86ISD::FSETCC", SDTX86Cmps>;
74//def X86cmpsd : SDNode<"X86ISD::FSETCCsd", SDTX86Cmpsd>;
Simon Pilgrimcae7b942015-06-16 21:40:28 +0000[diff] [blame]75def X86cvtdq2pd: SDNode<"X86ISD::CVTDQ2PD",
76 SDTypeProfile<1, 1, [SDTCisVT<0, v2f64>,
77 SDTCisVT<1, v4i32>]>>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]78def X86pshufb : SDNode<"X86ISD::PSHUFB",
Craig Topper78349002012-01-25 06:43:11 +0000[diff] [blame]79 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]80 SDTCisSameAs<0,2>]>>;
Chandler Carruth6ba97302015-05-30 03:20:59 +0000[diff] [blame]81def X86psadbw : SDNode<"X86ISD::PSADBW",
82 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
83 SDTCisSameAs<0,2>]>>;
Bruno Cardoso Lopes7ba479d2011-07-13 21:36:47 +0000[diff] [blame]84def X86andnp : SDNode<"X86ISD::ANDNP",
Bruno Cardoso Lopes9613b642011-07-13 21:36:51 +0000[diff] [blame]85 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
Nate Begeman97b72c92010-12-17 22:55:37 +0000[diff] [blame]86 SDTCisSameAs<0,2>]>>;
Craig Topper81390be2011-11-19 07:33:10 +0000[diff] [blame]87def X86psign : SDNode<"X86ISD::PSIGN",
Craig Topperde6b73b2011-11-19 07:07:26 +0000[diff] [blame]88 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
Nate Begeman97b72c92010-12-17 22:55:37 +0000[diff] [blame]89 SDTCisSameAs<0,2>]>>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]90def X86pextrb : SDNode<"X86ISD::PEXTRB",
91 SDTypeProfile<1, 2, [SDTCisVT<0, i32>, SDTCisPtrTy<2>]>>;
92def X86pextrw : SDNode<"X86ISD::PEXTRW",
93 SDTypeProfile<1, 2, [SDTCisVT<0, i32>, SDTCisPtrTy<2>]>>;
94def X86pinsrb : SDNode<"X86ISD::PINSRB",
95 SDTypeProfile<1, 3, [SDTCisVT<0, v16i8>, SDTCisSameAs<0,1>,
96 SDTCisVT<2, i32>, SDTCisPtrTy<3>]>>;
97def X86pinsrw : SDNode<"X86ISD::PINSRW",
98 SDTypeProfile<1, 3, [SDTCisVT<0, v8i16>, SDTCisSameAs<0,1>,
99 SDTCisVT<2, i32>, SDTCisPtrTy<3>]>>;
Filipe Cabecinhas20352212014-04-21 20:07:29 +0000[diff] [blame]100def X86insertps : SDNode<"X86ISD::INSERTPS",
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]101 SDTypeProfile<1, 3, [SDTCisVT<0, v4f32>, SDTCisSameAs<0,1>,
Chandler Carruth373b2b12014-09-06 10:00:01 +0000[diff] [blame]102 SDTCisVT<2, v4f32>, SDTCisVT<3, i8>]>>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]103def X86vzmovl : SDNode<"X86ISD::VZEXT_MOVL",
104 SDTypeProfile<1, 1, [SDTCisSameAs<0,1>]>>;
Elena Demikhovsky8d7e56c2012-04-22 09:39:03 +0000[diff] [blame]105
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]106def X86vzload : SDNode<"X86ISD::VZEXT_LOAD", SDTLoad,
Chris Lattner54e53292010-09-22 00:34:38 +0000[diff] [blame]107 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
Michael Liao34107b92012-08-14 21:24:47 +0000[diff] [blame]108
Michael Liao1be96bb2012-10-23 17:34:00 +0000[diff] [blame]109def X86vzext : SDNode<"X86ISD::VZEXT",
110 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]111 SDTCisInt<0>, SDTCisInt<1>,
112 SDTCisOpSmallerThanOp<1, 0>]>>;
Michael Liao1be96bb2012-10-23 17:34:00 +0000[diff] [blame]113
114def X86vsext : SDNode<"X86ISD::VSEXT",
115 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]116 SDTCisInt<0>, SDTCisInt<1>,
117 SDTCisOpSmallerThanOp<1, 0>]>>;
Michael Liao1be96bb2012-10-23 17:34:00 +0000[diff] [blame]118
Elena Demikhovsky980c6b02013-08-29 11:56:53 +0000[diff] [blame]119def X86vtrunc : SDNode<"X86ISD::VTRUNC",
120 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]121 SDTCisInt<0>, SDTCisInt<1>,
122 SDTCisOpSmallerThanOp<0, 1>]>>;
Elena Demikhovskyc5f67262013-12-17 08:33:15 +0000[diff] [blame]123def X86trunc : SDNode<"X86ISD::TRUNC",
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]124 SDTypeProfile<1, 1, [SDTCisInt<0>, SDTCisInt<1>,
125 SDTCisOpSmallerThanOp<0, 1>]>>;
126
Elena Demikhovsky980c6b02013-08-29 11:56:53 +0000[diff] [blame]127def X86vtruncm : SDNode<"X86ISD::VTRUNCM",
128 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>,
129 SDTCisInt<0>, SDTCisInt<1>,
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]130 SDTCisVec<2>, SDTCisInt<2>,
131 SDTCisOpSmallerThanOp<0, 2>]>>;
Michael Liao34107b92012-08-14 21:24:47 +0000[diff] [blame]132def X86vfpext : SDNode<"X86ISD::VFPEXT",
133 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]134 SDTCisFP<0>, SDTCisFP<1>,
135 SDTCisOpSmallerThanOp<1, 0>]>>;
Michael Liaoe999b862012-10-10 16:53:28 +0000[diff] [blame]136def X86vfpround: SDNode<"X86ISD::VFPROUND",
137 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
Craig Topperaefaab62014-01-26 04:59:39 +0000[diff] [blame]138 SDTCisFP<0>, SDTCisFP<1>,
139 SDTCisOpSmallerThanOp<0, 1>]>>;
Michael Liao34107b92012-08-14 21:24:47 +0000[diff] [blame]140
Craig Topper09462642012-01-22 19:15:14 +0000[diff] [blame]141def X86vshldq : SDNode<"X86ISD::VSHLDQ", SDTIntShiftOp>;
142def X86vshrdq : SDNode<"X86ISD::VSRLDQ", SDTIntShiftOp>;
Craig Topper0b7ad762012-01-22 23:36:02 +0000[diff] [blame]143def X86cmpp : SDNode<"X86ISD::CMPP", SDTX86VFCMP>;
Craig Topperbd4884372012-01-22 22:42:16 +0000[diff] [blame]144def X86pcmpeq : SDNode<"X86ISD::PCMPEQ", SDTIntBinOp, [SDNPCommutative]>;
145def X86pcmpgt : SDNode<"X86ISD::PCMPGT", SDTIntBinOp>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]146
Elena Demikhovsky60b1f282013-08-13 13:24:07 +0000[diff] [blame]147def X86IntCmpMask : SDTypeProfile<1, 2,
148 [SDTCisVec<0>, SDTCisSameAs<1, 2>, SDTCisInt<1>]>;
149def X86pcmpeqm : SDNode<"X86ISD::PCMPEQM", X86IntCmpMask, [SDNPCommutative]>;
150def X86pcmpgtm : SDNode<"X86ISD::PCMPGTM", X86IntCmpMask>;
151
Elena Demikhovsky47fc44e2013-12-16 13:52:35 +0000[diff] [blame]152def X86CmpMaskCC :
Elena Demikhovsky29792e92015-05-07 11:24:42 +0000[diff] [blame]153 SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCVecEltisVT<0, i1>,
154 SDTCisVec<1>, SDTCisSameAs<2, 1>,
155 SDTCisSameNumEltsAs<0, 1>, SDTCisVT<3, i8>]>;
156def X86CmpMaskCCRound :
157 SDTypeProfile<1, 4, [SDTCisVec<0>,SDTCVecEltisVT<0, i1>,
158 SDTCisVec<1>, SDTCisSameAs<2, 1>,
159 SDTCisSameNumEltsAs<0, 1>, SDTCisVT<3, i8>,
160 SDTCisInt<4>]>;
Elena Demikhovsky47fc44e2013-12-16 13:52:35 +0000[diff] [blame]161def X86CmpMaskCCScalar :
162 SDTypeProfile<1, 3, [SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, i8>]>;
163
Elena Demikhovsky29792e92015-05-07 11:24:42 +0000[diff] [blame]164def X86cmpm : SDNode<"X86ISD::CMPM", X86CmpMaskCC>;
165def X86cmpmRnd : SDNode<"X86ISD::CMPM_RND", X86CmpMaskCCRound>;
166def X86cmpmu : SDNode<"X86ISD::CMPMU", X86CmpMaskCC>;
167def X86cmpms : SDNode<"X86ISD::FSETCC", X86CmpMaskCCScalar>;
Elena Demikhovsky60b1f282013-08-13 13:24:07 +0000[diff] [blame]168
Craig Topper09462642012-01-22 19:15:14 +0000[diff] [blame]169def X86vshl : SDNode<"X86ISD::VSHL",
170 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
171 SDTCisVec<2>]>>;
172def X86vsrl : SDNode<"X86ISD::VSRL",
173 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
174 SDTCisVec<2>]>>;
175def X86vsra : SDNode<"X86ISD::VSRA",
176 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
177 SDTCisVec<2>]>>;
178
179def X86vshli : SDNode<"X86ISD::VSHLI", SDTIntShiftOp>;
180def X86vsrli : SDNode<"X86ISD::VSRLI", SDTIntShiftOp>;
181def X86vsrai : SDNode<"X86ISD::VSRAI", SDTIntShiftOp>;
182
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]183def SDTX86CmpPTest : SDTypeProfile<1, 2, [SDTCisVT<0, i32>,
Bruno Cardoso Lopes91d61df2010-08-10 23:25:42 +0000[diff] [blame]184 SDTCisVec<1>,
185 SDTCisSameAs<2, 1>]>;
Elena Demikhovsky52266382015-05-04 12:35:55 +0000[diff] [blame]186def X86addus : SDNode<"X86ISD::ADDUS", SDTIntBinOp>;
Benjamin Kramerb16ccde2012-12-15 16:47:44 +0000[diff] [blame]187def X86subus : SDNode<"X86ISD::SUBUS", SDTIntBinOp>;
Elena Demikhovsky52266382015-05-04 12:35:55 +0000[diff] [blame]188def X86adds : SDNode<"X86ISD::ADDS", SDTIntBinOp>;
189def X86subs : SDNode<"X86ISD::SUBS", SDTIntBinOp>;
Asaf Badouh81f03c32015-06-18 12:30:53 +0000[diff] [blame]190def X86avg : SDNode<"X86ISD::AVG" , SDTIntBinOp>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]191def X86ptest : SDNode<"X86ISD::PTEST", SDTX86CmpPTest>;
Bruno Cardoso Lopes91d61df2010-08-10 23:25:42 +0000[diff] [blame]192def X86testp : SDNode<"X86ISD::TESTP", SDTX86CmpPTest>;
Elena Demikhovsky40864b62013-08-05 08:52:21 +0000[diff] [blame]193def X86kortest : SDNode<"X86ISD::KORTEST", SDTX86CmpPTest>;
Elena Demikhovsky47fc44e2013-12-16 13:52:35 +0000[diff] [blame]194def X86testm : SDNode<"X86ISD::TESTM", SDTypeProfile<1, 2, [SDTCisVec<0>,
Elena Demikhovsky431b81e2015-04-21 13:13:46 +0000[diff] [blame]195 SDTCisVec<1>, SDTCisSameAs<2, 1>,
196 SDTCVecEltisVT<0, i1>,
197 SDTCisSameNumEltsAs<0, 1>]>>;
Elena Demikhovskya30e4372014-02-05 07:05:03 +0000[diff] [blame]198def X86testnm : SDNode<"X86ISD::TESTNM", SDTypeProfile<1, 2, [SDTCisVec<0>,
Elena Demikhovsky431b81e2015-04-21 13:13:46 +0000[diff] [blame]199 SDTCisVec<1>, SDTCisSameAs<2, 1>,
200 SDTCVecEltisVT<0, i1>,
201 SDTCisSameNumEltsAs<0, 1>]>>;
Elena Demikhovsky47fc44e2013-12-16 13:52:35 +0000[diff] [blame]202def X86select : SDNode<"X86ISD::SELECT" , SDTSelect>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]203
Craig Topper1d471e32012-02-05 03:14:49 +0000[diff] [blame]204def X86pmuludq : SDNode<"X86ISD::PMULUDQ",
205 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>,
206 SDTCisSameAs<1,2>]>>;
Benjamin Kramer6d2dff62014-04-26 14:12:19 +0000[diff] [blame]207def X86pmuldq : SDNode<"X86ISD::PMULDQ",
208 SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>,
209 SDTCisSameAs<1,2>]>>;
Craig Topper1d471e32012-02-05 03:14:49 +0000[diff] [blame]210
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]211// Specific shuffle nodes - At some point ISD::VECTOR_SHUFFLE will always get
212// translated into one of the target nodes below during lowering.
213// Note: this is a work in progress...
214def SDTShuff1Op : SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisSameAs<0,1>]>;
215def SDTShuff2Op : SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
216 SDTCisSameAs<0,2>]>;
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]217def SDTShuff3Op : SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<0,1>,
218 SDTCisSameAs<0,2>, SDTCisSameAs<0,3>]>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]219
Chandler Carruth6d5916a2014-09-23 10:08:29 +0000[diff] [blame]220def SDTShuff2OpM : SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisSameAs<0,1>,
221 SDTCisVec<2>]>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]222def SDTShuff2OpI : SDTypeProfile<1, 2, [SDTCisVec<0>,
223 SDTCisSameAs<0,1>, SDTCisInt<2>]>;
224def SDTShuff3OpI : SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<0,1>,
225 SDTCisSameAs<0,2>, SDTCisInt<3>]>;
Elena Demikhovsky42c96d92015-06-01 06:50:49 +0000[diff] [blame]226def SDTFPBinOpImmRound: SDTypeProfile<1, 4, [SDTCisVec<0>, SDTCisSameAs<0,1>,
227 SDTCisSameAs<0,2>, SDTCisInt<3>, SDTCisInt<4>]>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]228
Elena Demikhovsky45c54ad2013-08-07 12:34:55 +0000[diff] [blame]229def SDTVBroadcast : SDTypeProfile<1, 1, [SDTCisVec<0>]>;
230def SDTVBroadcastm : SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>]>;
231
Nadav Rotem9bc178a2012-04-11 06:40:27 +0000[diff] [blame]232def SDTBlend : SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<0,1>,
Chandler Carruth373b2b12014-09-06 10:00:01 +0000[diff] [blame]233 SDTCisSameAs<1,2>, SDTCisVT<3, i8>]>;
Elena Demikhovsky3cb3b002012-08-01 12:06:00 +0000[diff] [blame]234
Elena Demikhovsky714f23b2015-02-18 07:59:20 +0000[diff] [blame]235def SDTFPBinOpRound : SDTypeProfile<1, 3, [ // fadd_round, fmul_round, etc.
236 SDTCisSameAs<0, 1>, SDTCisSameAs<0, 2>, SDTCisFP<0>, SDTCisInt<3>]>;
237
Asaf Badouh402ebb32015-06-03 13:41:48 +0000[diff] [blame]238def SDTFPUnaryOpRound : SDTypeProfile<1, 2, [ // fsqrt_round, fgetexp_round, etc.
239 SDTCisSameAs<0, 1>, SDTCisFP<0>, SDTCisInt<2>]>;
240
Elena Demikhovsky3cb3b002012-08-01 12:06:00 +0000[diff] [blame]241def SDTFma : SDTypeProfile<1, 3, [SDTCisSameAs<0,1>,
242 SDTCisSameAs<1,2>, SDTCisSameAs<1,3>]>;
Elena Demikhovsky7b0dd392015-01-28 10:21:27 +0000[diff] [blame]243def SDTFmaRound : SDTypeProfile<1, 4, [SDTCisSameAs<0,1>,
244 SDTCisSameAs<1,2>, SDTCisSameAs<1,3>, SDTCisInt<4>]>;
Elena Demikhovskybe8808d2014-11-12 07:31:03 +0000[diff] [blame]245def STDFp1SrcRm : SDTypeProfile<1, 2, [SDTCisSameAs<0,1>,
246 SDTCisVec<0>, SDTCisInt<2>]>;
Elena Demikhovsky905a5a62014-11-26 10:46:49 +0000[diff] [blame]247def STDFp2SrcRm : SDTypeProfile<1, 3, [SDTCisSameAs<0,1>,
248 SDTCisVec<0>, SDTCisInt<3>]>;
Elena Demikhovsky52e81bc2015-02-23 15:12:31 +0000[diff] [blame]249def STDFp3SrcRm : SDTypeProfile<1, 4, [SDTCisSameAs<0,1>,
250 SDTCisVec<0>, SDTCisInt<3>, SDTCisInt<4>]>;
Bruno Cardoso Lopesbe5e9872011-08-17 02:29:19 +0000[diff] [blame]251
Craig Topper8fb09f02013-01-28 06:48:25 +0000[diff] [blame]252def X86PAlignr : SDNode<"X86ISD::PALIGNR", SDTShuff3OpI>;
Adam Nemet2f10cc62014-08-05 17:22:55 +0000[diff] [blame]253def X86VAlign : SDNode<"X86ISD::VALIGN", SDTShuff3OpI>;
Elena Demikhovsky5e2f8c42015-06-23 08:19:46 +0000[diff] [blame]254def X86Abs : SDNode<"X86ISD::ABS", SDTIntUnaryOp>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]255
256def X86PShufd : SDNode<"X86ISD::PSHUFD", SDTShuff2OpI>;
257def X86PShufhw : SDNode<"X86ISD::PSHUFHW", SDTShuff2OpI>;
258def X86PShuflw : SDNode<"X86ISD::PSHUFLW", SDTShuff2OpI>;
259
Elena Demikhovsky9e380862015-06-03 10:56:40 +0000[diff] [blame]260def X86Shufp : SDNode<"X86ISD::SHUFP", SDTShuff3OpI>;
261def X86Shuf128 : SDNode<"X86ISD::SHUF128", SDTShuff3OpI>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]262
263def X86Movddup : SDNode<"X86ISD::MOVDDUP", SDTShuff1Op>;
264def X86Movshdup : SDNode<"X86ISD::MOVSHDUP", SDTShuff1Op>;
265def X86Movsldup : SDNode<"X86ISD::MOVSLDUP", SDTShuff1Op>;
266
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]267def X86Movsd : SDNode<"X86ISD::MOVSD", SDTShuff2Op>;
268def X86Movss : SDNode<"X86ISD::MOVSS", SDTShuff2Op>;
269
270def X86Movlhps : SDNode<"X86ISD::MOVLHPS", SDTShuff2Op>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]271def X86Movlhpd : SDNode<"X86ISD::MOVLHPD", SDTShuff2Op>;
Bruno Cardoso Lopes03e4c352010-08-31 21:15:21 +0000[diff] [blame]272def X86Movhlps : SDNode<"X86ISD::MOVHLPS", SDTShuff2Op>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]273
Bruno Cardoso Lopesb3825212010-09-01 05:08:25 +0000[diff] [blame]274def X86Movlps : SDNode<"X86ISD::MOVLPS", SDTShuff2Op>;
275def X86Movlpd : SDNode<"X86ISD::MOVLPD", SDTShuff2Op>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]276
Chandler Carruth8366ceb2014-06-20 01:05:28 +0000[diff] [blame]277def SDTPack : SDTypeProfile<1, 2, [SDTCisVec<0>, SDTCisVec<1>, SDTCisSameAs<2, 1>]>;
278def X86Packss : SDNode<"X86ISD::PACKSS", SDTPack>;
279def X86Packus : SDNode<"X86ISD::PACKUS", SDTPack>;
280
Craig Topper8d4ba192011-12-06 08:21:25 +0000[diff] [blame]281def X86Unpckl : SDNode<"X86ISD::UNPCKL", SDTShuff2Op>;
282def X86Unpckh : SDNode<"X86ISD::UNPCKH", SDTShuff2Op>;
Bruno Cardoso Lopes6f3b38a2010-08-20 22:55:05 +0000[diff] [blame]283
Chandler Carruth6d5916a2014-09-23 10:08:29 +0000[diff] [blame]284def X86VPermilpv : SDNode<"X86ISD::VPERMILPV", SDTShuff2OpM>;
Chandler Carruthed5dfff2014-09-22 22:29:42 +0000[diff] [blame]285def X86VPermilpi : SDNode<"X86ISD::VPERMILPI", SDTShuff2OpI>;
286def X86VPermv : SDNode<"X86ISD::VPERMV", SDTShuff2Op>;
287def X86VPermi : SDNode<"X86ISD::VPERMI", SDTShuff2OpI>;
288def X86VPermv3 : SDNode<"X86ISD::VPERMV3", SDTShuff3Op>;
Elena Demikhovskya5d38a32014-01-23 14:27:26 +0000[diff] [blame]289def X86VPermiv3 : SDNode<"X86ISD::VPERMIV3", SDTShuff3Op>;
Bruno Cardoso Lopesb878caa2011-07-21 01:55:47 +0000[diff] [blame]290
Craig Topper0a672ea2011-11-30 07:47:51 +0000[diff] [blame]291def X86VPerm2x128 : SDNode<"X86ISD::VPERM2X128", SDTShuff3OpI>;
Bruno Cardoso Lopesf15dfe52011-08-12 21:48:26 +0000[diff] [blame]292
Elena Demikhovsky42c96d92015-06-01 06:50:49 +0000[diff] [blame]293def X86VFixupimm : SDNode<"X86ISD::VFIXUPIMM", SDTFPBinOpImmRound>;
Elena Demikhovsky3582eb32015-06-01 11:05:34 +0000[diff] [blame]294def X86VRange : SDNode<"X86ISD::VRANGE", SDTFPBinOpImmRound>;
Elena Demikhovsky42c96d92015-06-01 06:50:49 +0000[diff] [blame]295
Elena Demikhovskyad9c3962015-05-18 06:42:57 +0000[diff] [blame]296def X86SubVBroadcast : SDNode<"X86ISD::SUBV_BROADCAST",
297 SDTypeProfile<1, 1, [SDTCisVec<0>, SDTCisVec<1>,
298 SDTCisSubVecOfVec<1, 0>]>, []>;
Bruno Cardoso Lopesbe5e9872011-08-17 02:29:19 +0000[diff] [blame]299def X86VBroadcast : SDNode<"X86ISD::VBROADCAST", SDTVBroadcast>;
Elena Demikhovsky89529742013-09-12 08:55:00 +0000[diff] [blame]300def X86Vinsert : SDNode<"X86ISD::VINSERT", SDTypeProfile<1, 3,
301 [SDTCisSameAs<0, 1>, SDTCisPtrTy<3>]>, []>;
Elena Demikhovsky9f423d62014-02-10 07:02:39 +0000[diff] [blame]302def X86Vextract : SDNode<"X86ISD::VEXTRACT", SDTypeProfile<1, 2,
303 [SDTCisVec<1>, SDTCisPtrTy<2>]>, []>;
Bruno Cardoso Lopesbe5e9872011-08-17 02:29:19 +0000[diff] [blame]304
Elena Demikhovskycd3c1c42012-12-05 09:24:57 +0000[diff] [blame]305def X86Blendi : SDNode<"X86ISD::BLENDI", SDTBlend>;
Chandler Carruth204ad4c2014-09-15 20:09:47 +0000[diff] [blame]306
307def X86Addsub : SDNode<"X86ISD::ADDSUB", SDTFPBinOp>;
308
Elena Demikhovsky714f23b2015-02-18 07:59:20 +0000[diff] [blame]309def X86faddRnd : SDNode<"X86ISD::FADD_RND", SDTFPBinOpRound>;
310def X86fsubRnd : SDNode<"X86ISD::FSUB_RND", SDTFPBinOpRound>;
311def X86fmulRnd : SDNode<"X86ISD::FMUL_RND", SDTFPBinOpRound>;
312def X86fdivRnd : SDNode<"X86ISD::FDIV_RND", SDTFPBinOpRound>;
Elena Demikhovsky0d7e9362015-05-11 06:05:05 +0000[diff] [blame]313def X86fmaxRnd : SDNode<"X86ISD::FMAX_RND", SDTFPBinOpRound>;
Asaf Badouh7ec4b7a2015-06-28 14:30:39 +0000[diff] [blame]314def X86scalef : SDNode<"X86ISD::SCALEF", SDTFPBinOpRound>;
Elena Demikhovsky0d7e9362015-05-11 06:05:05 +0000[diff] [blame]315def X86fminRnd : SDNode<"X86ISD::FMIN_RND", SDTFPBinOpRound>;
Asaf Badouh402ebb32015-06-03 13:41:48 +0000[diff] [blame]316def X86fsqrtRnd : SDNode<"X86ISD::FSQRT_RND", SDTFPUnaryOpRound>;
317def X86fgetexpRnd : SDNode<"X86ISD::FGETEXP_RND", SDTFPUnaryOpRound>;
Elena Demikhovsky714f23b2015-02-18 07:59:20 +0000[diff] [blame]318
Elena Demikhovsky3cb3b002012-08-01 12:06:00 +0000[diff] [blame]319def X86Fmadd : SDNode<"X86ISD::FMADD", SDTFma>;
320def X86Fnmadd : SDNode<"X86ISD::FNMADD", SDTFma>;
321def X86Fmsub : SDNode<"X86ISD::FMSUB", SDTFma>;
322def X86Fnmsub : SDNode<"X86ISD::FNMSUB", SDTFma>;
Craig Toppera999c662012-08-29 07:18:25 +0000[diff] [blame]323def X86Fmaddsub : SDNode<"X86ISD::FMADDSUB", SDTFma>;
324def X86Fmsubadd : SDNode<"X86ISD::FMSUBADD", SDTFma>;
Nadav Rotem9bc178a2012-04-11 06:40:27 +0000[diff] [blame]325
Elena Demikhovsky7b0dd392015-01-28 10:21:27 +0000[diff] [blame]326def X86FmaddRnd : SDNode<"X86ISD::FMADD_RND", SDTFmaRound>;
327def X86FnmaddRnd : SDNode<"X86ISD::FNMADD_RND", SDTFmaRound>;
328def X86FmsubRnd : SDNode<"X86ISD::FMSUB_RND", SDTFmaRound>;
329def X86FnmsubRnd : SDNode<"X86ISD::FNMSUB_RND", SDTFmaRound>;
330def X86FmaddsubRnd : SDNode<"X86ISD::FMADDSUB_RND", SDTFmaRound>;
331def X86FmsubaddRnd : SDNode<"X86ISD::FMSUBADD_RND", SDTFmaRound>;
332
Elena Demikhovskybe8808d2014-11-12 07:31:03 +0000[diff] [blame]333def X86rsqrt28 : SDNode<"X86ISD::RSQRT28", STDFp1SrcRm>;
334def X86rcp28 : SDNode<"X86ISD::RCP28", STDFp1SrcRm>;
Elena Demikhovsky905a5a62014-11-26 10:46:49 +0000[diff] [blame]335def X86exp2 : SDNode<"X86ISD::EXP2", STDFp1SrcRm>;
336
337def X86rsqrt28s : SDNode<"X86ISD::RSQRT28", STDFp2SrcRm>;
338def X86rcp28s : SDNode<"X86ISD::RCP28", STDFp2SrcRm>;
Elena Demikhovsky52e81bc2015-02-23 15:12:31 +0000[diff] [blame]339def X86RndScale : SDNode<"X86ISD::RNDSCALE", STDFp3SrcRm>;
Elena Demikhovskybe8808d2014-11-12 07:31:03 +0000[diff] [blame]340
Craig Topperab47fe42012-08-06 06:22:36 +0000[diff] [blame]341def SDT_PCMPISTRI : SDTypeProfile<2, 3, [SDTCisVT<0, i32>, SDTCisVT<1, i32>,
342 SDTCisVT<2, v16i8>, SDTCisVT<3, v16i8>,
343 SDTCisVT<4, i8>]>;
344def SDT_PCMPESTRI : SDTypeProfile<2, 5, [SDTCisVT<0, i32>, SDTCisVT<1, i32>,
345 SDTCisVT<2, v16i8>, SDTCisVT<3, i32>,
346 SDTCisVT<4, v16i8>, SDTCisVT<5, i32>,
347 SDTCisVT<6, i8>]>;
348
349def X86pcmpistri : SDNode<"X86ISD::PCMPISTRI", SDT_PCMPISTRI>;
350def X86pcmpestri : SDNode<"X86ISD::PCMPESTRI", SDT_PCMPESTRI>;
351
Elena Demikhovskyba5ab322015-06-22 11:16:30 +0000[diff] [blame]352def X86compress: SDNode<"X86ISD::COMPRESS", SDTypeProfile<1, 1,
353 [SDTCisSameAs<0, 1>, SDTCisVec<1>]>, []>;
354def X86expand : SDNode<"X86ISD::EXPAND", SDTypeProfile<1, 1,
355 [SDTCisSameAs<0, 1>, SDTCisVec<1>]>, []>;
Elena Demikhovsky908dbf42014-12-11 15:02:24 +0000[diff] [blame]356
Igor Bregerabe4a792015-06-14 12:44:55 +0000[diff] [blame]357def SDTintToFPRound: SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisFP<0>,
358 SDTCisSameAs<0,1>, SDTCisInt<2>, SDTCisInt<3>]>;
359
360def X86SintToFpRnd : SDNode<"X86ISD::SINT_TO_FP_RND", SDTintToFPRound>;
361def X86SuintToFpRnd : SDNode<"X86ISD::UINT_TO_FP_RND", SDTintToFPRound>;
362
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]363//===----------------------------------------------------------------------===//
364// SSE Complex Patterns
365//===----------------------------------------------------------------------===//
366
367// These are 'extloads' from a scalar to the low element of a vector, zeroing
368// the top elements. These are used for the SSE 'ss' and 'sd' instruction
369// forms.
370def sse_load_f32 : ComplexPattern<v4f32, 5, "SelectScalarSSELoad", [],
Chris Lattner0e023ea2010-09-21 20:31:19 +0000[diff] [blame]371 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand,
372 SDNPWantRoot]>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]373def sse_load_f64 : ComplexPattern<v2f64, 5, "SelectScalarSSELoad", [],
Chris Lattner0e023ea2010-09-21 20:31:19 +0000[diff] [blame]374 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand,
375 SDNPWantRoot]>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]376
377def ssmem : Operand<v4f32> {
378 let PrintMethod = "printf32mem";
379 let MIOperandInfo = (ops ptr_rc, i8imm, ptr_rc_nosp, i32imm, i8imm);
Craig Topper6269f492013-08-26 00:39:04 +0000[diff] [blame]380 let ParserMatchClass = X86Mem32AsmOperand;
Benjamin Kramer9654eef2011-07-14 21:47:22 +0000[diff] [blame]381 let OperandType = "OPERAND_MEMORY";
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]382}
383def sdmem : Operand<v2f64> {
384 let PrintMethod = "printf64mem";
385 let MIOperandInfo = (ops ptr_rc, i8imm, ptr_rc_nosp, i32imm, i8imm);
Craig Topper6269f492013-08-26 00:39:04 +0000[diff] [blame]386 let ParserMatchClass = X86Mem64AsmOperand;
Benjamin Kramer9654eef2011-07-14 21:47:22 +0000[diff] [blame]387 let OperandType = "OPERAND_MEMORY";
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]388}
389
390//===----------------------------------------------------------------------===//
391// SSE pattern fragments
392//===----------------------------------------------------------------------===//
393
Bruno Cardoso Lopes160be292010-08-13 20:39:01 +0000[diff] [blame]394// 128-bit load pattern fragments
Craig Topper0d8e67a2012-01-24 03:03:17 +0000[diff] [blame]395// NOTE: all 128-bit integer vector loads are promoted to v2i64
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]396def loadv4f32 : PatFrag<(ops node:$ptr), (v4f32 (load node:$ptr))>;
397def loadv2f64 : PatFrag<(ops node:$ptr), (v2f64 (load node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]398def loadv2i64 : PatFrag<(ops node:$ptr), (v2i64 (load node:$ptr))>;
399
Bruno Cardoso Lopes160be292010-08-13 20:39:01 +0000[diff] [blame]400// 256-bit load pattern fragments
Craig Topper0d8e67a2012-01-24 03:03:17 +0000[diff] [blame]401// NOTE: all 256-bit integer vector loads are promoted to v4i64
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]402def loadv8f32 : PatFrag<(ops node:$ptr), (v8f32 (load node:$ptr))>;
403def loadv4f64 : PatFrag<(ops node:$ptr), (v4f64 (load node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]404def loadv4i64 : PatFrag<(ops node:$ptr), (v4i64 (load node:$ptr))>;
405
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]406// 512-bit load pattern fragments
407def loadv16f32 : PatFrag<(ops node:$ptr), (v16f32 (load node:$ptr))>;
408def loadv8f64 : PatFrag<(ops node:$ptr), (v8f64 (load node:$ptr))>;
Robert Khasanov7ca7df02014-08-04 14:35:15 +0000[diff] [blame]409def loadv64i8 : PatFrag<(ops node:$ptr), (v64i8 (load node:$ptr))>;
410def loadv32i16 : PatFrag<(ops node:$ptr), (v32i16 (load node:$ptr))>;
Elena Demikhovsky1f3ed412013-10-22 09:19:28 +0000[diff] [blame]411def loadv16i32 : PatFrag<(ops node:$ptr), (v16i32 (load node:$ptr))>;
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]412def loadv8i64 : PatFrag<(ops node:$ptr), (v8i64 (load node:$ptr))>;
413
414// 128-/256-/512-bit extload pattern fragments
Michael Liao400f7ef2012-09-10 18:33:51 +0000[diff] [blame]415def extloadv2f32 : PatFrag<(ops node:$ptr), (v2f64 (extloadvf32 node:$ptr))>;
416def extloadv4f32 : PatFrag<(ops node:$ptr), (v4f64 (extloadvf32 node:$ptr))>;
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]417def extloadv8f32 : PatFrag<(ops node:$ptr), (v8f64 (extloadvf32 node:$ptr))>;
Michael Liao400f7ef2012-09-10 18:33:51 +0000[diff] [blame]418
Sanjay Patelb811c1d2015-02-17 20:08:21 +0000[diff] [blame]419// These are needed to match a scalar load that is used in a vector-only
420// math instruction such as the FP logical ops: andps, andnps, orps, xorps.
421// The memory operand is required to be a 128-bit load, so it must be converted
422// from a vector to a scalar.
423def loadf32_128 : PatFrag<(ops node:$ptr),
424 (f32 (vector_extract (loadv4f32 node:$ptr), (iPTR 0)))>;
425def loadf64_128 : PatFrag<(ops node:$ptr),
426 (f64 (vector_extract (loadv2f64 node:$ptr), (iPTR 0)))>;
427
Bruno Cardoso Lopes03d60022011-09-13 19:33:03 +0000[diff] [blame]428// Like 'store', but always requires 128-bit vector alignment.
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]429def alignedstore : PatFrag<(ops node:$val, node:$ptr),
430 (store node:$val, node:$ptr), [{
431 return cast<StoreSDNode>(N)->getAlignment() >= 16;
432}]>;
433
Bruno Cardoso Lopes03d60022011-09-13 19:33:03 +0000[diff] [blame]434// Like 'store', but always requires 256-bit vector alignment.
435def alignedstore256 : PatFrag<(ops node:$val, node:$ptr),
436 (store node:$val, node:$ptr), [{
437 return cast<StoreSDNode>(N)->getAlignment() >= 32;
438}]>;
439
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]440// Like 'store', but always requires 512-bit vector alignment.
441def alignedstore512 : PatFrag<(ops node:$val, node:$ptr),
442 (store node:$val, node:$ptr), [{
443 return cast<StoreSDNode>(N)->getAlignment() >= 64;
444}]>;
445
Bruno Cardoso Lopes03d60022011-09-13 19:33:03 +0000[diff] [blame]446// Like 'load', but always requires 128-bit vector alignment.
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]447def alignedload : PatFrag<(ops node:$ptr), (load node:$ptr), [{
448 return cast<LoadSDNode>(N)->getAlignment() >= 16;
449}]>;
450
Chad Rosiera281afc2012-03-09 02:00:48 +0000[diff] [blame]451// Like 'X86vzload', but always requires 128-bit vector alignment.
452def alignedX86vzload : PatFrag<(ops node:$ptr), (X86vzload node:$ptr), [{
453 return cast<MemSDNode>(N)->getAlignment() >= 16;
454}]>;
455
Bruno Cardoso Lopes03d60022011-09-13 19:33:03 +0000[diff] [blame]456// Like 'load', but always requires 256-bit vector alignment.
457def alignedload256 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
458 return cast<LoadSDNode>(N)->getAlignment() >= 32;
459}]>;
460
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]461// Like 'load', but always requires 512-bit vector alignment.
462def alignedload512 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
463 return cast<LoadSDNode>(N)->getAlignment() >= 64;
464}]>;
465
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]466def alignedloadfsf32 : PatFrag<(ops node:$ptr),
467 (f32 (alignedload node:$ptr))>;
468def alignedloadfsf64 : PatFrag<(ops node:$ptr),
469 (f64 (alignedload node:$ptr))>;
Bruno Cardoso Lopes160be292010-08-13 20:39:01 +0000[diff] [blame]470
471// 128-bit aligned load pattern fragments
Craig Topper0d8e67a2012-01-24 03:03:17 +0000[diff] [blame]472// NOTE: all 128-bit integer vector loads are promoted to v2i64
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]473def alignedloadv4f32 : PatFrag<(ops node:$ptr),
474 (v4f32 (alignedload node:$ptr))>;
475def alignedloadv2f64 : PatFrag<(ops node:$ptr),
476 (v2f64 (alignedload node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]477def alignedloadv2i64 : PatFrag<(ops node:$ptr),
478 (v2i64 (alignedload node:$ptr))>;
479
Bruno Cardoso Lopes160be292010-08-13 20:39:01 +0000[diff] [blame]480// 256-bit aligned load pattern fragments
Craig Topper0d8e67a2012-01-24 03:03:17 +0000[diff] [blame]481// NOTE: all 256-bit integer vector loads are promoted to v4i64
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]482def alignedloadv8f32 : PatFrag<(ops node:$ptr),
Bruno Cardoso Lopes03d60022011-09-13 19:33:03 +0000[diff] [blame]483 (v8f32 (alignedload256 node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]484def alignedloadv4f64 : PatFrag<(ops node:$ptr),
Bruno Cardoso Lopes03d60022011-09-13 19:33:03 +0000[diff] [blame]485 (v4f64 (alignedload256 node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]486def alignedloadv4i64 : PatFrag<(ops node:$ptr),
Bruno Cardoso Lopes03d60022011-09-13 19:33:03 +0000[diff] [blame]487 (v4i64 (alignedload256 node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]488
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]489// 512-bit aligned load pattern fragments
490def alignedloadv16f32 : PatFrag<(ops node:$ptr),
491 (v16f32 (alignedload512 node:$ptr))>;
Elena Demikhovsky3ce8dbb2013-08-18 13:08:57 +0000[diff] [blame]492def alignedloadv16i32 : PatFrag<(ops node:$ptr),
493 (v16i32 (alignedload512 node:$ptr))>;
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]494def alignedloadv8f64 : PatFrag<(ops node:$ptr),
495 (v8f64 (alignedload512 node:$ptr))>;
Elena Demikhovskycf5b1452013-08-11 07:55:09 +0000[diff] [blame]496def alignedloadv8i64 : PatFrag<(ops node:$ptr),
497 (v8i64 (alignedload512 node:$ptr))>;
498
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]499// Like 'load', but uses special alignment checks suitable for use in
500// memory operands in most SSE instructions, which are required to
501// be naturally aligned on some targets but not on others. If the subtarget
502// allows unaligned accesses, match any load, though this may require
503// setting a feature bit in the processor (on startup, for example).
504// Opteron 10h and later implement such a feature.
505def memop : PatFrag<(ops node:$ptr), (load node:$ptr), [{
Sanjay Patelffd039b2015-02-03 17:13:04 +0000[diff] [blame]506 return Subtarget->hasSSEUnalignedMem()
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]507 || cast<LoadSDNode>(N)->getAlignment() >= 16;
508}]>;
509
510def memopfsf32 : PatFrag<(ops node:$ptr), (f32 (memop node:$ptr))>;
511def memopfsf64 : PatFrag<(ops node:$ptr), (f64 (memop node:$ptr))>;
Bruno Cardoso Lopes160be292010-08-13 20:39:01 +0000[diff] [blame]512
513// 128-bit memop pattern fragments
Craig Topper0d8e67a2012-01-24 03:03:17 +0000[diff] [blame]514// NOTE: all 128-bit integer vector loads are promoted to v2i64
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]515def memopv4f32 : PatFrag<(ops node:$ptr), (v4f32 (memop node:$ptr))>;
516def memopv2f64 : PatFrag<(ops node:$ptr), (v2f64 (memop node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]517def memopv2i64 : PatFrag<(ops node:$ptr), (v2i64 (memop node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]518
Sanjay Patelb811c1d2015-02-17 20:08:21 +0000[diff] [blame]519// These are needed to match a scalar memop that is used in a vector-only
520// math instruction such as the FP logical ops: andps, andnps, orps, xorps.
521// The memory operand is required to be a 128-bit load, so it must be converted
522// from a vector to a scalar.
523def memopfsf32_128 : PatFrag<(ops node:$ptr),
524 (f32 (vector_extract (memopv4f32 node:$ptr), (iPTR 0)))>;
525def memopfsf64_128 : PatFrag<(ops node:$ptr),
526 (f64 (vector_extract (memopv2f64 node:$ptr), (iPTR 0)))>;
527
528
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]529// SSSE3 uses MMX registers for some instructions. They aren't aligned on a
530// 16-byte boundary.
531// FIXME: 8 byte alignment for mmx reads is not required
532def memop64 : PatFrag<(ops node:$ptr), (load node:$ptr), [{
533 return cast<LoadSDNode>(N)->getAlignment() >= 8;
534}]>;
535
Dale Johannesendd224d22010-09-30 23:57:10 +0000[diff] [blame]536def memopmmx : PatFrag<(ops node:$ptr), (x86mmx (memop64 node:$ptr))>;
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]537
538// MOVNT Support
539// Like 'store', but requires the non-temporal bit to be set
540def nontemporalstore : PatFrag<(ops node:$val, node:$ptr),
541 (st node:$val, node:$ptr), [{
542 if (StoreSDNode *ST = dyn_cast<StoreSDNode>(N))
543 return ST->isNonTemporal();
544 return false;
545}]>;
546
547def alignednontemporalstore : PatFrag<(ops node:$val, node:$ptr),
Bill Wendlingea6397f2012-07-19 00:11:40 +0000[diff] [blame]548 (st node:$val, node:$ptr), [{
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]549 if (StoreSDNode *ST = dyn_cast<StoreSDNode>(N))
550 return ST->isNonTemporal() && !ST->isTruncatingStore() &&
551 ST->getAddressingMode() == ISD::UNINDEXED &&
552 ST->getAlignment() >= 16;
553 return false;
554}]>;
555
556def unalignednontemporalstore : PatFrag<(ops node:$val, node:$ptr),
Bill Wendlingea6397f2012-07-19 00:11:40 +0000[diff] [blame]557 (st node:$val, node:$ptr), [{
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]558 if (StoreSDNode *ST = dyn_cast<StoreSDNode>(N))
559 return ST->isNonTemporal() &&
560 ST->getAlignment() < 16;
561 return false;
562}]>;
563
Elena Demikhovsky6a1a3572015-06-28 10:53:29 +0000[diff] [blame]564def mgatherv4i32 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
565 (masked_gather node:$src1, node:$src2, node:$src3) , [{
566 if (MaskedGatherSDNode *Mgt = dyn_cast<MaskedGatherSDNode>(N))
567 return (Mgt->getIndex().getValueType() == MVT::v4i32 ||
568 Mgt->getBasePtr().getValueType() == MVT::v4i32);
569 return false;
570}]>;
571
Elena Demikhovskye1eda8a2015-04-30 08:38:48 +0000[diff] [blame]572def mgatherv8i32 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
573 (masked_gather node:$src1, node:$src2, node:$src3) , [{
574 if (MaskedGatherSDNode *Mgt = dyn_cast<MaskedGatherSDNode>(N))
575 return (Mgt->getIndex().getValueType() == MVT::v8i32 ||
576 Mgt->getBasePtr().getValueType() == MVT::v8i32);
577 return false;
578}]>;
579
Elena Demikhovsky6a1a3572015-06-28 10:53:29 +0000[diff] [blame]580def mgatherv2i64 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
581 (masked_gather node:$src1, node:$src2, node:$src3) , [{
582 if (MaskedGatherSDNode *Mgt = dyn_cast<MaskedGatherSDNode>(N))
583 return (Mgt->getIndex().getValueType() == MVT::v2i64 ||
584 Mgt->getBasePtr().getValueType() == MVT::v2i64);
585 return false;
586}]>;
587def mgatherv4i64 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
588 (masked_gather node:$src1, node:$src2, node:$src3) , [{
589 if (MaskedGatherSDNode *Mgt = dyn_cast<MaskedGatherSDNode>(N))
590 return (Mgt->getIndex().getValueType() == MVT::v4i64 ||
591 Mgt->getBasePtr().getValueType() == MVT::v4i64);
592 return false;
593}]>;
Elena Demikhovskye1eda8a2015-04-30 08:38:48 +0000[diff] [blame]594def mgatherv8i64 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
595 (masked_gather node:$src1, node:$src2, node:$src3) , [{
596 if (MaskedGatherSDNode *Mgt = dyn_cast<MaskedGatherSDNode>(N))
597 return (Mgt->getIndex().getValueType() == MVT::v8i64 ||
598 Mgt->getBasePtr().getValueType() == MVT::v8i64);
599 return false;
600}]>;
601def mgatherv16i32 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
602 (masked_gather node:$src1, node:$src2, node:$src3) , [{
603 if (MaskedGatherSDNode *Mgt = dyn_cast<MaskedGatherSDNode>(N))
604 return (Mgt->getIndex().getValueType() == MVT::v16i32 ||
605 Mgt->getBasePtr().getValueType() == MVT::v16i32);
606 return false;
607}]>;
608
Elena Demikhovsky30bc4ca2015-06-29 12:14:24 +0000[diff] [blame^]609def mscatterv2i64 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
610 (masked_scatter node:$src1, node:$src2, node:$src3) , [{
611 if (MaskedScatterSDNode *Sc = dyn_cast<MaskedScatterSDNode>(N))
612 return (Sc->getIndex().getValueType() == MVT::v2i64 ||
613 Sc->getBasePtr().getValueType() == MVT::v2i64);
614 return false;
615}]>;
616
617def mscatterv4i32 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
618 (masked_scatter node:$src1, node:$src2, node:$src3) , [{
619 if (MaskedScatterSDNode *Sc = dyn_cast<MaskedScatterSDNode>(N))
620 return (Sc->getIndex().getValueType() == MVT::v4i32 ||
621 Sc->getBasePtr().getValueType() == MVT::v4i32);
622 return false;
623}]>;
624
625def mscatterv4i64 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
626 (masked_scatter node:$src1, node:$src2, node:$src3) , [{
627 if (MaskedScatterSDNode *Sc = dyn_cast<MaskedScatterSDNode>(N))
628 return (Sc->getIndex().getValueType() == MVT::v4i64 ||
629 Sc->getBasePtr().getValueType() == MVT::v4i64);
630 return false;
631}]>;
632
Elena Demikhovskye1eda8a2015-04-30 08:38:48 +0000[diff] [blame]633def mscatterv8i32 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
634 (masked_scatter node:$src1, node:$src2, node:$src3) , [{
635 if (MaskedScatterSDNode *Sc = dyn_cast<MaskedScatterSDNode>(N))
636 return (Sc->getIndex().getValueType() == MVT::v8i32 ||
637 Sc->getBasePtr().getValueType() == MVT::v8i32);
638 return false;
639}]>;
640
641def mscatterv8i64 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
642 (masked_scatter node:$src1, node:$src2, node:$src3) , [{
643 if (MaskedScatterSDNode *Sc = dyn_cast<MaskedScatterSDNode>(N))
644 return (Sc->getIndex().getValueType() == MVT::v8i64 ||
645 Sc->getBasePtr().getValueType() == MVT::v8i64);
646 return false;
647}]>;
648def mscatterv16i32 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
649 (masked_scatter node:$src1, node:$src2, node:$src3) , [{
650 if (MaskedScatterSDNode *Sc = dyn_cast<MaskedScatterSDNode>(N))
651 return (Sc->getIndex().getValueType() == MVT::v16i32 ||
652 Sc->getBasePtr().getValueType() == MVT::v16i32);
653 return false;
654}]>;
655
Bruno Cardoso Lopes160be292010-08-13 20:39:01 +0000[diff] [blame]656// 128-bit bitconvert pattern fragments
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]657def bc_v4f32 : PatFrag<(ops node:$in), (v4f32 (bitconvert node:$in))>;
658def bc_v2f64 : PatFrag<(ops node:$in), (v2f64 (bitconvert node:$in))>;
659def bc_v16i8 : PatFrag<(ops node:$in), (v16i8 (bitconvert node:$in))>;
660def bc_v8i16 : PatFrag<(ops node:$in), (v8i16 (bitconvert node:$in))>;
661def bc_v4i32 : PatFrag<(ops node:$in), (v4i32 (bitconvert node:$in))>;
662def bc_v2i64 : PatFrag<(ops node:$in), (v2i64 (bitconvert node:$in))>;
663
Bruno Cardoso Lopes160be292010-08-13 20:39:01 +0000[diff] [blame]664// 256-bit bitconvert pattern fragments
Craig Topper682b8502011-11-02 04:42:13 +0000[diff] [blame]665def bc_v32i8 : PatFrag<(ops node:$in), (v32i8 (bitconvert node:$in))>;
666def bc_v16i16 : PatFrag<(ops node:$in), (v16i16 (bitconvert node:$in))>;
Bruno Cardoso Lopese3acfd42010-07-21 23:53:50 +0000[diff] [blame]667def bc_v8i32 : PatFrag<(ops node:$in), (v8i32 (bitconvert node:$in))>;
Bruno Cardoso Lopes1021b4a2011-07-13 01:15:33 +0000[diff] [blame]668def bc_v4i64 : PatFrag<(ops node:$in), (v4i64 (bitconvert node:$in))>;
Elena Demikhovsky3629b4a2014-01-06 08:45:54 +0000[diff] [blame]669def bc_v8f32 : PatFrag<(ops node:$in), (v8f32 (bitconvert node:$in))>;
Bruno Cardoso Lopese3acfd42010-07-21 23:53:50 +0000[diff] [blame]670
Craig Topper8c929622013-08-16 06:07:34 +0000[diff] [blame]671// 512-bit bitconvert pattern fragments
672def bc_v16i32 : PatFrag<(ops node:$in), (v16i32 (bitconvert node:$in))>;
673def bc_v8i64 : PatFrag<(ops node:$in), (v8i64 (bitconvert node:$in))>;
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]674def bc_v8f64 : PatFrag<(ops node:$in), (v8f64 (bitconvert node:$in))>;
675def bc_v16f32 : PatFrag<(ops node:$in), (v16f32 (bitconvert node:$in))>;
Craig Topper8c929622013-08-16 06:07:34 +0000[diff] [blame]676
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]677def vzmovl_v2i64 : PatFrag<(ops node:$src),
678 (bitconvert (v2i64 (X86vzmovl
679 (v2i64 (scalar_to_vector (loadi64 node:$src))))))>;
680def vzmovl_v4i32 : PatFrag<(ops node:$src),
681 (bitconvert (v4i32 (X86vzmovl
682 (v4i32 (scalar_to_vector (loadi32 node:$src))))))>;
683
684def vzload_v2i64 : PatFrag<(ops node:$src),
685 (bitconvert (v2i64 (X86vzload node:$src)))>;
686
687
688def fp32imm0 : PatLeaf<(f32 fpimm), [{
689 return N->isExactlyValue(+0.0);
690}]>;
691
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]692def I8Imm : SDNodeXForm<imm, [{
693 // Transformation function: get the low 8 bits.
Sergey Dmitrouk842a51b2015-04-28 14:05:47 +0000[diff] [blame]694 return getI8Imm((uint8_t)N->getZExtValue(), SDLoc(N));
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]695}]>;
696
697def FROUND_NO_EXC : ImmLeaf<i32, [{ return Imm == 8; }]>;
Adam Nemet50b83f02014-08-14 17:13:26 +0000[diff] [blame]698def FROUND_CURRENT : ImmLeaf<i32, [{
699 return Imm == X86::STATIC_ROUNDING::CUR_DIRECTION;
700}]>;
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]701
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]702// BYTE_imm - Transform bit immediates into byte immediates.
703def BYTE_imm : SDNodeXForm<imm, [{
704 // Transformation function: imm >> 3
Sergey Dmitrouk842a51b2015-04-28 14:05:47 +0000[diff] [blame]705 return getI32Imm(N->getZExtValue() >> 3, SDLoc(N));
David Greene03264ef2010-07-12 23:41:28 +0000[diff] [blame]706}]>;
707
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]708// EXTRACT_get_vextract128_imm xform function: convert extract_subvector index
709// to VEXTRACTF128/VEXTRACTI128 imm.
710def EXTRACT_get_vextract128_imm : SDNodeXForm<extract_subvector, [{
Sergey Dmitrouk842a51b2015-04-28 14:05:47 +0000[diff] [blame]711 return getI8Imm(X86::getExtractVEXTRACT128Immediate(N), SDLoc(N));
David Greenec4da1102011-02-03 15:50:00 +0000[diff] [blame]712}]>;
713
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]714// INSERT_get_vinsert128_imm xform function: convert insert_subvector index to
715// VINSERTF128/VINSERTI128 imm.
716def INSERT_get_vinsert128_imm : SDNodeXForm<insert_subvector, [{
Sergey Dmitrouk842a51b2015-04-28 14:05:47 +0000[diff] [blame]717 return getI8Imm(X86::getInsertVINSERT128Immediate(N), SDLoc(N));
David Greene653f1ee2011-02-04 16:08:29 +0000[diff] [blame]718}]>;
719
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]720// EXTRACT_get_vextract256_imm xform function: convert extract_subvector index
721// to VEXTRACTF64x4 imm.
722def EXTRACT_get_vextract256_imm : SDNodeXForm<extract_subvector, [{
Sergey Dmitrouk842a51b2015-04-28 14:05:47 +0000[diff] [blame]723 return getI8Imm(X86::getExtractVEXTRACT256Immediate(N), SDLoc(N));
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]724}]>;
725
726// INSERT_get_vinsert256_imm xform function: convert insert_subvector index to
727// VINSERTF64x4 imm.
728def INSERT_get_vinsert256_imm : SDNodeXForm<insert_subvector, [{
Sergey Dmitrouk842a51b2015-04-28 14:05:47 +0000[diff] [blame]729 return getI8Imm(X86::getInsertVINSERT256Immediate(N), SDLoc(N));
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]730}]>;
731
732def vextract128_extract : PatFrag<(ops node:$bigvec, node:$index),
David Greenec4da1102011-02-03 15:50:00 +0000[diff] [blame]733 (extract_subvector node:$bigvec,
734 node:$index), [{
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]735 return X86::isVEXTRACT128Index(N);
736}], EXTRACT_get_vextract128_imm>;
David Greene653f1ee2011-02-04 16:08:29 +0000[diff] [blame]737
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]738def vinsert128_insert : PatFrag<(ops node:$bigvec, node:$smallvec,
David Greene653f1ee2011-02-04 16:08:29 +0000[diff] [blame]739 node:$index),
740 (insert_subvector node:$bigvec, node:$smallvec,
741 node:$index), [{
Elena Demikhovsky67b05fc2013-07-31 11:35:14 +0000[diff] [blame]742 return X86::isVINSERT128Index(N);
743}], INSERT_get_vinsert128_imm>;
744
745
746def vextract256_extract : PatFrag<(ops node:$bigvec, node:$index),
747 (extract_subvector node:$bigvec,
748 node:$index), [{
749 return X86::isVEXTRACT256Index(N);
750}], EXTRACT_get_vextract256_imm>;
751
752def vinsert256_insert : PatFrag<(ops node:$bigvec, node:$smallvec,
753 node:$index),
754 (insert_subvector node:$bigvec, node:$smallvec,
755 node:$index), [{
756 return X86::isVINSERT256Index(N);
757}], INSERT_get_vinsert256_imm>;
Bruno Cardoso Lopes123dff02011-07-25 23:05:25 +0000[diff] [blame]758
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]759def masked_load_aligned128 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
760 (masked_load node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]761 if (auto *Load = dyn_cast<MaskedLoadSDNode>(N))
762 return Load->getAlignment() >= 16;
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]763 return false;
764}]>;
765
766def masked_load_aligned256 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
767 (masked_load node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]768 if (auto *Load = dyn_cast<MaskedLoadSDNode>(N))
769 return Load->getAlignment() >= 32;
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]770 return false;
771}]>;
772
773def masked_load_aligned512 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
774 (masked_load node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]775 if (auto *Load = dyn_cast<MaskedLoadSDNode>(N))
776 return Load->getAlignment() >= 64;
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]777 return false;
778}]>;
779
780def masked_load_unaligned : PatFrag<(ops node:$src1, node:$src2, node:$src3),
781 (masked_load node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]782 return isa<MaskedLoadSDNode>(N);
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]783}]>;
784
785def masked_store_aligned128 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
786 (masked_store node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]787 if (auto *Store = dyn_cast<MaskedStoreSDNode>(N))
788 return Store->getAlignment() >= 16;
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]789 return false;
790}]>;
791
792def masked_store_aligned256 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
793 (masked_store node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]794 if (auto *Store = dyn_cast<MaskedStoreSDNode>(N))
795 return Store->getAlignment() >= 32;
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]796 return false;
797}]>;
798
799def masked_store_aligned512 : PatFrag<(ops node:$src1, node:$src2, node:$src3),
800 (masked_store node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]801 if (auto *Store = dyn_cast<MaskedStoreSDNode>(N))
802 return Store->getAlignment() >= 64;
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]803 return false;
804}]>;
805
806def masked_store_unaligned : PatFrag<(ops node:$src1, node:$src2, node:$src3),
807 (masked_store node:$src1, node:$src2, node:$src3), [{
Benjamin Kramer619c4e52015-04-10 11:24:51 +0000[diff] [blame]808 return isa<MaskedStoreSDNode>(N);
Elena Demikhovskyd207f172015-03-03 15:03:35 +0000[diff] [blame]809}]>;
810