blob: e3c9c44e4bc467eb9d06f6098d655e3591be29a0 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-
2 */
Dave Airlie0d6aa602006-01-02 20:14:23 +11003/*
Dave Airliebc54fd12005-06-23 22:46:46 +10004 *
Linus Torvalds1da177e2005-04-16 15:20:36 -07005 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * All Rights Reserved.
Dave Airliebc54fd12005-06-23 22:46:46 +10007 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the
10 * "Software"), to deal in the Software without restriction, including
11 * without limitation the rights to use, copy, modify, merge, publish,
12 * distribute, sub license, and/or sell copies of the Software, and to
13 * permit persons to whom the Software is furnished to do so, subject to
14 * the following conditions:
15 *
16 * The above copyright notice and this permission notice (including the
17 * next paragraph) shall be included in all copies or substantial portions
18 * of the Software.
19 *
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27 *
Dave Airlie0d6aa602006-01-02 20:14:23 +110028 */
Linus Torvalds1da177e2005-04-16 15:20:36 -070029
Jesse Barnes5669fca2009-02-17 15:13:31 -080030#include <linux/device.h>
David Howells760285e2012-10-02 18:01:07 +010031#include <drm/drmP.h>
32#include <drm/i915_drm.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070033#include "i915_drv.h"
Chris Wilson990bbda2012-07-02 11:51:02 -030034#include "i915_trace.h"
Kenneth Graunkef49f0582010-09-11 01:19:14 -070035#include "intel_drv.h"
Linus Torvalds1da177e2005-04-16 15:20:36 -070036
Jesse Barnes79e53942008-11-07 14:24:08 -080037#include <linux/console.h>
Paul Gortmakere0cd3602011-08-30 11:04:30 -040038#include <linux/module.h>
David Howells760285e2012-10-02 18:01:07 +010039#include <drm/drm_crtc_helper.h>
Jesse Barnes79e53942008-11-07 14:24:08 -080040
Kristian Høgsberg112b7152009-01-04 16:55:33 -050041static struct drm_driver driver;
42
Antti Koskipaaa57c7742014-02-04 14:22:24 +020043#define GEN_DEFAULT_PIPEOFFSETS \
44 .pipe_offsets = { PIPE_A_OFFSET, PIPE_B_OFFSET, \
45 PIPE_C_OFFSET, PIPE_EDP_OFFSET }, \
46 .trans_offsets = { TRANSCODER_A_OFFSET, TRANSCODER_B_OFFSET, \
47 TRANSCODER_C_OFFSET, TRANSCODER_EDP_OFFSET }, \
48 .dpll_offsets = { DPLL_A_OFFSET, DPLL_B_OFFSET }, \
49 .dpll_md_offsets = { DPLL_A_MD_OFFSET, DPLL_B_MD_OFFSET }, \
50 .palette_offsets = { PALETTE_A_OFFSET, PALETTE_B_OFFSET }
51
52
Tobias Klauser9a7e8492010-05-20 10:33:46 +020053static const struct intel_device_info intel_i830_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -070054 .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, .num_pipes = 2,
Chris Wilson315781482010-08-12 09:42:51 +010055 .has_overlay = 1, .overlay_needs_physical = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -070056 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +020057 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -050058};
59
Tobias Klauser9a7e8492010-05-20 10:33:46 +020060static const struct intel_device_info intel_845g_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -070061 .gen = 2, .num_pipes = 1,
Chris Wilson315781482010-08-12 09:42:51 +010062 .has_overlay = 1, .overlay_needs_physical = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -070063 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +020064 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -050065};
66
Tobias Klauser9a7e8492010-05-20 10:33:46 +020067static const struct intel_device_info intel_i85x_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -070068 .gen = 2, .is_i85x = 1, .is_mobile = 1, .num_pipes = 2,
Adam Jackson5ce8ba72010-04-15 14:03:30 -040069 .cursor_needs_physical = 1,
Chris Wilson315781482010-08-12 09:42:51 +010070 .has_overlay = 1, .overlay_needs_physical = 1,
Ville Syrjäläfd70d522013-11-28 17:30:02 +020071 .has_fbc = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -070072 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +020073 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -050074};
75
Tobias Klauser9a7e8492010-05-20 10:33:46 +020076static const struct intel_device_info intel_i865g_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -070077 .gen = 2, .num_pipes = 1,
Chris Wilson315781482010-08-12 09:42:51 +010078 .has_overlay = 1, .overlay_needs_physical = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -070079 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +020080 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -050081};
82
Tobias Klauser9a7e8492010-05-20 10:33:46 +020083static const struct intel_device_info intel_i915g_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -070084 .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, .num_pipes = 2,
Chris Wilson315781482010-08-12 09:42:51 +010085 .has_overlay = 1, .overlay_needs_physical = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -070086 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +020087 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -050088};
Tobias Klauser9a7e8492010-05-20 10:33:46 +020089static const struct intel_device_info intel_i915gm_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -070090 .gen = 3, .is_mobile = 1, .num_pipes = 2,
Kristian Høgsbergb295d1b2009-12-16 15:16:17 -050091 .cursor_needs_physical = 1,
Chris Wilson315781482010-08-12 09:42:51 +010092 .has_overlay = 1, .overlay_needs_physical = 1,
Chris Wilsona6c45cf2010-09-17 00:32:17 +010093 .supports_tv = 1,
Ville Syrjäläfd70d522013-11-28 17:30:02 +020094 .has_fbc = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -070095 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +020096 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -050097};
Tobias Klauser9a7e8492010-05-20 10:33:46 +020098static const struct intel_device_info intel_i945g_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -070099 .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, .num_pipes = 2,
Chris Wilson315781482010-08-12 09:42:51 +0100100 .has_overlay = 1, .overlay_needs_physical = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700101 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200102 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500103};
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200104static const struct intel_device_info intel_i945gm_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700105 .gen = 3, .is_i945gm = 1, .is_mobile = 1, .num_pipes = 2,
Kristian Høgsbergb295d1b2009-12-16 15:16:17 -0500106 .has_hotplug = 1, .cursor_needs_physical = 1,
Chris Wilson315781482010-08-12 09:42:51 +0100107 .has_overlay = 1, .overlay_needs_physical = 1,
Chris Wilsona6c45cf2010-09-17 00:32:17 +0100108 .supports_tv = 1,
Ville Syrjäläfd70d522013-11-28 17:30:02 +0200109 .has_fbc = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700110 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200111 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500112};
113
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200114static const struct intel_device_info intel_i965g_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700115 .gen = 4, .is_broadwater = 1, .num_pipes = 2,
Chris Wilsonc96c3a8c2010-08-11 09:59:24 +0100116 .has_hotplug = 1,
Chris Wilson315781482010-08-12 09:42:51 +0100117 .has_overlay = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700118 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200119 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500120};
121
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200122static const struct intel_device_info intel_i965gm_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700123 .gen = 4, .is_crestline = 1, .num_pipes = 2,
Chris Wilsone3c4e5d2010-12-05 16:49:51 +0000124 .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1,
Chris Wilson315781482010-08-12 09:42:51 +0100125 .has_overlay = 1,
Chris Wilsona6c45cf2010-09-17 00:32:17 +0100126 .supports_tv = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700127 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200128 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500129};
130
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200131static const struct intel_device_info intel_g33_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700132 .gen = 3, .is_g33 = 1, .num_pipes = 2,
Chris Wilsonc96c3a8c2010-08-11 09:59:24 +0100133 .need_gfx_hws = 1, .has_hotplug = 1,
Chris Wilson315781482010-08-12 09:42:51 +0100134 .has_overlay = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700135 .ring_mask = RENDER_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200136 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500137};
138
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200139static const struct intel_device_info intel_g45_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700140 .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, .num_pipes = 2,
Chris Wilsonc96c3a8c2010-08-11 09:59:24 +0100141 .has_pipe_cxsr = 1, .has_hotplug = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700142 .ring_mask = RENDER_RING | BSD_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200143 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500144};
145
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200146static const struct intel_device_info intel_gm45_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700147 .gen = 4, .is_g4x = 1, .num_pipes = 2,
Chris Wilsone3c4e5d2010-12-05 16:49:51 +0000148 .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1,
Chris Wilsonc96c3a8c2010-08-11 09:59:24 +0100149 .has_pipe_cxsr = 1, .has_hotplug = 1,
Chris Wilsona6c45cf2010-09-17 00:32:17 +0100150 .supports_tv = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700151 .ring_mask = RENDER_RING | BSD_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200152 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500153};
154
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200155static const struct intel_device_info intel_pineview_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700156 .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, .num_pipes = 2,
Chris Wilsonc96c3a8c2010-08-11 09:59:24 +0100157 .need_gfx_hws = 1, .has_hotplug = 1,
Chris Wilson315781482010-08-12 09:42:51 +0100158 .has_overlay = 1,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200159 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500160};
161
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200162static const struct intel_device_info intel_ironlake_d_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700163 .gen = 5, .num_pipes = 2,
Eugeni Dodonov5a117db2012-01-05 09:34:29 -0200164 .need_gfx_hws = 1, .has_hotplug = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700165 .ring_mask = RENDER_RING | BSD_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200166 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500167};
168
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200169static const struct intel_device_info intel_ironlake_m_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700170 .gen = 5, .is_mobile = 1, .num_pipes = 2,
Chris Wilsone3c4e5d2010-12-05 16:49:51 +0000171 .need_gfx_hws = 1, .has_hotplug = 1,
Jesse Barnesc1a9f042011-05-05 15:24:21 -0700172 .has_fbc = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700173 .ring_mask = RENDER_RING | BSD_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200174 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500175};
176
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200177static const struct intel_device_info intel_sandybridge_d_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700178 .gen = 6, .num_pipes = 2,
Chris Wilsonc96c3a8c2010-08-11 09:59:24 +0100179 .need_gfx_hws = 1, .has_hotplug = 1,
Ville Syrjäläcbaef0f2013-11-06 23:02:24 +0200180 .has_fbc = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700181 .ring_mask = RENDER_RING | BSD_RING | BLT_RING,
Eugeni Dodonov3d29b842012-01-17 14:43:53 -0200182 .has_llc = 1,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200183 GEN_DEFAULT_PIPEOFFSETS,
Eric Anholtf6e450a2009-11-02 12:08:22 -0800184};
185
Tobias Klauser9a7e8492010-05-20 10:33:46 +0200186static const struct intel_device_info intel_sandybridge_m_info = {
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700187 .gen = 6, .is_mobile = 1, .num_pipes = 2,
Chris Wilsonc96c3a8c2010-08-11 09:59:24 +0100188 .need_gfx_hws = 1, .has_hotplug = 1,
Yuanhan Liu9c04f012010-12-15 15:42:32 +0800189 .has_fbc = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700190 .ring_mask = RENDER_RING | BSD_RING | BLT_RING,
Eugeni Dodonov3d29b842012-01-17 14:43:53 -0200191 .has_llc = 1,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200192 GEN_DEFAULT_PIPEOFFSETS,
Eric Anholta13e4092010-01-07 15:08:18 -0800193};
194
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700195#define GEN7_FEATURES \
196 .gen = 7, .num_pipes = 3, \
197 .need_gfx_hws = 1, .has_hotplug = 1, \
Ville Syrjäläcbaef0f2013-11-06 23:02:24 +0200198 .has_fbc = 1, \
Ben Widawsky73ae4782013-10-15 10:02:57 -0700199 .ring_mask = RENDER_RING | BSD_RING | BLT_RING, \
Ben Widawskyab484f82013-10-05 17:57:11 -0700200 .has_llc = 1
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700201
Jesse Barnesc76b6152011-04-28 14:32:07 -0700202static const struct intel_device_info intel_ivybridge_d_info = {
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700203 GEN7_FEATURES,
204 .is_ivybridge = 1,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200205 GEN_DEFAULT_PIPEOFFSETS,
Jesse Barnesc76b6152011-04-28 14:32:07 -0700206};
207
208static const struct intel_device_info intel_ivybridge_m_info = {
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700209 GEN7_FEATURES,
210 .is_ivybridge = 1,
211 .is_mobile = 1,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200212 GEN_DEFAULT_PIPEOFFSETS,
Jesse Barnesc76b6152011-04-28 14:32:07 -0700213};
214
Ben Widawsky999bcde2013-04-05 13:12:45 -0700215static const struct intel_device_info intel_ivybridge_q_info = {
216 GEN7_FEATURES,
217 .is_ivybridge = 1,
218 .num_pipes = 0, /* legal, last one wins */
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200219 GEN_DEFAULT_PIPEOFFSETS,
Ben Widawsky999bcde2013-04-05 13:12:45 -0700220};
221
Jesse Barnes70a3eb72012-03-28 13:39:21 -0700222static const struct intel_device_info intel_valleyview_m_info = {
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700223 GEN7_FEATURES,
224 .is_mobile = 1,
225 .num_pipes = 2,
Jesse Barnes70a3eb72012-03-28 13:39:21 -0700226 .is_valleyview = 1,
Ville Syrjäläfba5d532013-01-24 15:29:56 +0200227 .display_mmio_offset = VLV_DISPLAY_BASE,
Ville Syrjäläcbaef0f2013-11-06 23:02:24 +0200228 .has_fbc = 0, /* legal, last one wins */
Ben Widawsky30ccd962013-04-15 21:48:03 -0700229 .has_llc = 0, /* legal, last one wins */
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200230 GEN_DEFAULT_PIPEOFFSETS,
Jesse Barnes70a3eb72012-03-28 13:39:21 -0700231};
232
233static const struct intel_device_info intel_valleyview_d_info = {
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700234 GEN7_FEATURES,
235 .num_pipes = 2,
Jesse Barnes70a3eb72012-03-28 13:39:21 -0700236 .is_valleyview = 1,
Ville Syrjäläfba5d532013-01-24 15:29:56 +0200237 .display_mmio_offset = VLV_DISPLAY_BASE,
Ville Syrjäläcbaef0f2013-11-06 23:02:24 +0200238 .has_fbc = 0, /* legal, last one wins */
Ben Widawsky30ccd962013-04-15 21:48:03 -0700239 .has_llc = 0, /* legal, last one wins */
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200240 GEN_DEFAULT_PIPEOFFSETS,
Jesse Barnes70a3eb72012-03-28 13:39:21 -0700241};
242
Eugeni Dodonov4cae9ae2012-03-29 12:32:18 -0300243static const struct intel_device_info intel_haswell_d_info = {
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700244 GEN7_FEATURES,
245 .is_haswell = 1,
Damien Lespiaudd93be52013-04-22 18:40:39 +0100246 .has_ddi = 1,
Damien Lespiau30568c42013-04-22 18:40:41 +0100247 .has_fpga_dbg = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700248 .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200249 GEN_DEFAULT_PIPEOFFSETS,
Eugeni Dodonov4cae9ae2012-03-29 12:32:18 -0300250};
251
252static const struct intel_device_info intel_haswell_m_info = {
Ben Widawsky219f4fd2013-03-15 11:17:54 -0700253 GEN7_FEATURES,
254 .is_haswell = 1,
255 .is_mobile = 1,
Damien Lespiaudd93be52013-04-22 18:40:39 +0100256 .has_ddi = 1,
Damien Lespiau30568c42013-04-22 18:40:41 +0100257 .has_fpga_dbg = 1,
Ben Widawsky73ae4782013-10-15 10:02:57 -0700258 .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200259 GEN_DEFAULT_PIPEOFFSETS,
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500260};
261
Ben Widawsky4d4dead2013-11-03 16:47:33 -0800262static const struct intel_device_info intel_broadwell_d_info = {
Damien Lespiau4b305532013-11-02 21:07:32 -0700263 .gen = 8, .num_pipes = 3,
Ben Widawsky4d4dead2013-11-03 16:47:33 -0800264 .need_gfx_hws = 1, .has_hotplug = 1,
265 .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING,
266 .has_llc = 1,
267 .has_ddi = 1,
Ben Widawsky8f94d242014-02-20 16:01:20 -0800268 .has_fbc = 1,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200269 GEN_DEFAULT_PIPEOFFSETS,
Ben Widawsky4d4dead2013-11-03 16:47:33 -0800270};
271
272static const struct intel_device_info intel_broadwell_m_info = {
Damien Lespiau4b305532013-11-02 21:07:32 -0700273 .gen = 8, .is_mobile = 1, .num_pipes = 3,
Ben Widawsky4d4dead2013-11-03 16:47:33 -0800274 .need_gfx_hws = 1, .has_hotplug = 1,
275 .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING,
276 .has_llc = 1,
277 .has_ddi = 1,
Ben Widawsky8f94d242014-02-20 16:01:20 -0800278 .has_fbc = 1,
Antti Koskipaaa57c7742014-02-04 14:22:24 +0200279 GEN_DEFAULT_PIPEOFFSETS,
Ben Widawsky4d4dead2013-11-03 16:47:33 -0800280};
281
Zhao Yakuifd3c2692014-04-17 10:37:35 +0800282static const struct intel_device_info intel_broadwell_gt3d_info = {
283 .gen = 8, .num_pipes = 3,
284 .need_gfx_hws = 1, .has_hotplug = 1,
Zhao Yakui845f74a2014-04-17 10:37:37 +0800285 .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING,
Zhao Yakuifd3c2692014-04-17 10:37:35 +0800286 .has_llc = 1,
287 .has_ddi = 1,
288 .has_fbc = 1,
289 GEN_DEFAULT_PIPEOFFSETS,
290};
291
292static const struct intel_device_info intel_broadwell_gt3m_info = {
293 .gen = 8, .is_mobile = 1, .num_pipes = 3,
294 .need_gfx_hws = 1, .has_hotplug = 1,
Zhao Yakui845f74a2014-04-17 10:37:37 +0800295 .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING,
Zhao Yakuifd3c2692014-04-17 10:37:35 +0800296 .has_llc = 1,
297 .has_ddi = 1,
298 .has_fbc = 1,
299 GEN_DEFAULT_PIPEOFFSETS,
300};
301
Jesse Barnesa0a18072013-07-26 13:32:51 -0700302/*
303 * Make sure any device matches here are from most specific to most
304 * general. For example, since the Quanta match is based on the subsystem
305 * and subvendor IDs, we need it to come before the more general IVB
306 * PCI ID matches, otherwise we'll use the wrong info struct above.
307 */
308#define INTEL_PCI_IDS \
309 INTEL_I830_IDS(&intel_i830_info), \
310 INTEL_I845G_IDS(&intel_845g_info), \
311 INTEL_I85X_IDS(&intel_i85x_info), \
312 INTEL_I865G_IDS(&intel_i865g_info), \
313 INTEL_I915G_IDS(&intel_i915g_info), \
314 INTEL_I915GM_IDS(&intel_i915gm_info), \
315 INTEL_I945G_IDS(&intel_i945g_info), \
316 INTEL_I945GM_IDS(&intel_i945gm_info), \
317 INTEL_I965G_IDS(&intel_i965g_info), \
318 INTEL_G33_IDS(&intel_g33_info), \
319 INTEL_I965GM_IDS(&intel_i965gm_info), \
320 INTEL_GM45_IDS(&intel_gm45_info), \
321 INTEL_G45_IDS(&intel_g45_info), \
322 INTEL_PINEVIEW_IDS(&intel_pineview_info), \
323 INTEL_IRONLAKE_D_IDS(&intel_ironlake_d_info), \
324 INTEL_IRONLAKE_M_IDS(&intel_ironlake_m_info), \
325 INTEL_SNB_D_IDS(&intel_sandybridge_d_info), \
326 INTEL_SNB_M_IDS(&intel_sandybridge_m_info), \
327 INTEL_IVB_Q_IDS(&intel_ivybridge_q_info), /* must be first IVB */ \
328 INTEL_IVB_M_IDS(&intel_ivybridge_m_info), \
329 INTEL_IVB_D_IDS(&intel_ivybridge_d_info), \
330 INTEL_HSW_D_IDS(&intel_haswell_d_info), \
331 INTEL_HSW_M_IDS(&intel_haswell_m_info), \
332 INTEL_VLV_M_IDS(&intel_valleyview_m_info), \
Ben Widawsky4d4dead2013-11-03 16:47:33 -0800333 INTEL_VLV_D_IDS(&intel_valleyview_d_info), \
Zhao Yakuifd3c2692014-04-17 10:37:35 +0800334 INTEL_BDW_GT12M_IDS(&intel_broadwell_m_info), \
335 INTEL_BDW_GT12D_IDS(&intel_broadwell_d_info), \
336 INTEL_BDW_GT3M_IDS(&intel_broadwell_gt3m_info), \
337 INTEL_BDW_GT3D_IDS(&intel_broadwell_gt3d_info)
Jesse Barnesa0a18072013-07-26 13:32:51 -0700338
Chris Wilson6103da02010-07-05 18:01:47 +0100339static const struct pci_device_id pciidlist[] = { /* aka */
Jesse Barnesa0a18072013-07-26 13:32:51 -0700340 INTEL_PCI_IDS,
Kristian Høgsberg49ae35f2009-12-16 15:16:15 -0500341 {0, 0, 0}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700342};
343
Jesse Barnes79e53942008-11-07 14:24:08 -0800344#if defined(CONFIG_DRM_I915_KMS)
345MODULE_DEVICE_TABLE(pci, pciidlist);
346#endif
347
Akshay Joshi0206e352011-08-16 15:34:10 -0400348void intel_detect_pch(struct drm_device *dev)
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800349{
350 struct drm_i915_private *dev_priv = dev->dev_private;
Imre Deakbcdb72a2014-02-14 20:23:54 +0200351 struct pci_dev *pch = NULL;
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800352
Ben Widawskyce1bb322013-04-05 13:12:44 -0700353 /* In all current cases, num_pipes is equivalent to the PCH_NOP setting
354 * (which really amounts to a PCH but no South Display).
355 */
356 if (INTEL_INFO(dev)->num_pipes == 0) {
357 dev_priv->pch_type = PCH_NOP;
Ben Widawskyce1bb322013-04-05 13:12:44 -0700358 return;
359 }
360
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800361 /*
362 * The reason to probe ISA bridge instead of Dev31:Fun0 is to
363 * make graphics device passthrough work easy for VMM, that only
364 * need to expose ISA bridge to let driver know the real hardware
365 * underneath. This is a requirement from virtualization team.
Rui Guo6a9c4b32013-06-19 21:10:23 +0800366 *
367 * In some virtualized environments (e.g. XEN), there is irrelevant
368 * ISA bridge in the system. To work reliably, we should scan trhough
369 * all the ISA bridge devices and check for the first match, instead
370 * of only checking the first one.
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800371 */
Imre Deakbcdb72a2014-02-14 20:23:54 +0200372 while ((pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, pch))) {
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800373 if (pch->vendor == PCI_VENDOR_ID_INTEL) {
Imre Deakbcdb72a2014-02-14 20:23:54 +0200374 unsigned short id = pch->device & INTEL_PCH_DEVICE_ID_MASK;
Paulo Zanoni17a303e2012-11-20 15:12:07 -0200375 dev_priv->pch_id = id;
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800376
Jesse Barnes90711d52011-04-28 14:48:02 -0700377 if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) {
378 dev_priv->pch_type = PCH_IBX;
379 DRM_DEBUG_KMS("Found Ibex Peak PCH\n");
Daniel Vetter7fcb83c2012-10-31 22:52:27 +0100380 WARN_ON(!IS_GEN5(dev));
Jesse Barnes90711d52011-04-28 14:48:02 -0700381 } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) {
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800382 dev_priv->pch_type = PCH_CPT;
383 DRM_DEBUG_KMS("Found CougarPoint PCH\n");
Daniel Vetter7fcb83c2012-10-31 22:52:27 +0100384 WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
Jesse Barnesc7925132011-04-07 12:33:56 -0700385 } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) {
386 /* PantherPoint is CPT compatible */
387 dev_priv->pch_type = PCH_CPT;
Jani Nikula492ab662013-10-01 12:12:33 +0300388 DRM_DEBUG_KMS("Found PantherPoint PCH\n");
Daniel Vetter7fcb83c2012-10-31 22:52:27 +0100389 WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
Eugeni Dodonoveb877eb2012-03-29 12:32:20 -0300390 } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
391 dev_priv->pch_type = PCH_LPT;
392 DRM_DEBUG_KMS("Found LynxPoint PCH\n");
Daniel Vetter7fcb83c2012-10-31 22:52:27 +0100393 WARN_ON(!IS_HASWELL(dev));
Paulo Zanoni08e14132013-04-12 18:16:54 -0300394 WARN_ON(IS_ULT(dev));
Paulo Zanoni018f52c2013-11-02 21:07:35 -0700395 } else if (IS_BROADWELL(dev)) {
396 dev_priv->pch_type = PCH_LPT;
397 dev_priv->pch_id =
398 INTEL_PCH_LPT_LP_DEVICE_ID_TYPE;
399 DRM_DEBUG_KMS("This is Broadwell, assuming "
400 "LynxPoint LP PCH\n");
Ben Widawskye76e0632013-11-07 21:40:41 -0800401 } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
402 dev_priv->pch_type = PCH_LPT;
403 DRM_DEBUG_KMS("Found LynxPoint LP PCH\n");
404 WARN_ON(!IS_HASWELL(dev));
405 WARN_ON(!IS_ULT(dev));
Imre Deakbcdb72a2014-02-14 20:23:54 +0200406 } else
407 continue;
408
Rui Guo6a9c4b32013-06-19 21:10:23 +0800409 break;
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800410 }
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800411 }
Rui Guo6a9c4b32013-06-19 21:10:23 +0800412 if (!pch)
Imre Deakbcdb72a2014-02-14 20:23:54 +0200413 DRM_DEBUG_KMS("No PCH found.\n");
414
415 pci_dev_put(pch);
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800416}
417
Ben Widawsky2911a352012-04-05 14:47:36 -0700418bool i915_semaphore_is_enabled(struct drm_device *dev)
419{
420 if (INTEL_INFO(dev)->gen < 6)
Daniel Vettera08acaf2013-12-17 09:56:53 +0100421 return false;
Ben Widawsky2911a352012-04-05 14:47:36 -0700422
Jani Nikulad330a952014-01-21 11:24:25 +0200423 if (i915.semaphores >= 0)
424 return i915.semaphores;
Ben Widawsky2911a352012-04-05 14:47:36 -0700425
Jani Nikulac923fac2014-03-05 14:17:28 +0200426 /* Until we get further testing... */
427 if (IS_GEN8(dev))
428 return false;
429
Daniel Vetter59de3292012-04-02 20:48:43 +0200430#ifdef CONFIG_INTEL_IOMMU
Ben Widawsky2911a352012-04-05 14:47:36 -0700431 /* Enable semaphores on SNB when IO remapping is off */
Daniel Vetter59de3292012-04-02 20:48:43 +0200432 if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped)
433 return false;
434#endif
Ben Widawsky2911a352012-04-05 14:47:36 -0700435
Daniel Vettera08acaf2013-12-17 09:56:53 +0100436 return true;
Ben Widawsky2911a352012-04-05 14:47:36 -0700437}
438
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100439static int i915_drm_freeze(struct drm_device *dev)
440{
Rafael J. Wysocki61caf872010-02-18 23:06:27 +0100441 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes24576d22013-03-26 09:25:45 -0700442 struct drm_crtc *crtc;
Rafael J. Wysocki61caf872010-02-18 23:06:27 +0100443
Paulo Zanoni8a187452013-12-06 20:32:13 -0200444 intel_runtime_pm_get(dev_priv);
445
Zhang Ruib8efb172013-02-05 15:41:53 +0800446 /* ignore lid events during suspend */
447 mutex_lock(&dev_priv->modeset_restore_lock);
448 dev_priv->modeset_restore = MODESET_SUSPENDED;
449 mutex_unlock(&dev_priv->modeset_restore_lock);
450
Paulo Zanonic67a4702013-08-19 13:18:09 -0300451 /* We do a lot of poking in a lot of registers, make sure they work
452 * properly. */
Imre Deakda7e29b2014-02-18 00:02:02 +0200453 intel_display_set_init_power(dev_priv, true);
Paulo Zanonicb107992013-01-25 16:59:15 -0200454
Dave Airlie5bcf7192010-12-07 09:20:40 +1000455 drm_kms_helper_poll_disable(dev);
456
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100457 pci_save_state(dev->pdev);
458
459 /* If KMS is active, we do the leavevt stuff here */
460 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
Daniel Vetterdb1b76c2013-07-09 16:51:37 +0200461 int error;
462
Chris Wilson45c5f202013-10-16 11:50:01 +0100463 error = i915_gem_suspend(dev);
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100464 if (error) {
465 dev_err(&dev->pdev->dev,
466 "GEM idle failed, resume might fail\n");
467 return error;
468 }
Daniel Vettera261b242012-07-26 19:21:47 +0200469
Jesse Barnes1a01ab32012-11-02 11:14:00 -0700470 cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work);
471
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100472 drm_irq_uninstall(dev);
Daniel Vetter15239092013-03-05 09:50:58 +0100473 dev_priv->enable_hotplug_processing = false;
Jesse Barnes24576d22013-03-26 09:25:45 -0700474 /*
475 * Disable CRTCs directly since we want to preserve sw state
476 * for _thaw.
477 */
Jesse Barnes7c063c72013-11-26 09:13:41 -0800478 mutex_lock(&dev->mode_config.mutex);
Jesse Barnes24576d22013-03-26 09:25:45 -0700479 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head)
480 dev_priv->display.crtc_disable(crtc);
Jesse Barnes7c063c72013-11-26 09:13:41 -0800481 mutex_unlock(&dev->mode_config.mutex);
Imre Deak7d708ee2013-04-17 14:04:50 +0300482
483 intel_modeset_suspend_hw(dev);
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100484 }
485
Ben Widawsky828c7902013-10-16 09:21:30 -0700486 i915_gem_suspend_gtt_mappings(dev);
487
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100488 i915_save_state(dev);
489
Chris Wilson44834a62010-08-19 16:09:23 +0100490 intel_opregion_fini(dev);
Chris Wilson28d85cd2014-03-13 11:05:02 +0000491 intel_uncore_fini(dev);
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100492
Dave Airlie3fa016a2012-03-28 10:48:49 +0100493 console_lock();
Damien Lespiaub6f3eff2013-06-10 15:48:09 +0100494 intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED);
Dave Airlie3fa016a2012-03-28 10:48:49 +0100495 console_unlock();
496
Mika Kuoppala62d5d692014-02-25 17:11:28 +0200497 dev_priv->suspend_count++;
498
Rafael J. Wysocki61caf872010-02-18 23:06:27 +0100499 return 0;
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100500}
501
Dave Airlie6a9ee8a2010-02-01 15:38:10 +1000502int i915_suspend(struct drm_device *dev, pm_message_t state)
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100503{
504 int error;
505
506 if (!dev || !dev->dev_private) {
507 DRM_ERROR("dev: %p\n", dev);
Keith Packard1ae8c0a2009-06-28 15:42:17 -0700508 DRM_ERROR("DRM not initialized, aborting suspend.\n");
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000509 return -ENODEV;
510 }
511
Dave Airlieb932ccb2008-02-20 10:02:20 +1000512 if (state.event == PM_EVENT_PRETHAW)
513 return 0;
514
Dave Airlie5bcf7192010-12-07 09:20:40 +1000515
516 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
517 return 0;
Chris Wilson6eecba32010-09-08 09:45:11 +0100518
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100519 error = i915_drm_freeze(dev);
520 if (error)
521 return error;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000522
Dave Airlieb932ccb2008-02-20 10:02:20 +1000523 if (state.event == PM_EVENT_SUSPEND) {
524 /* Shut down the device */
525 pci_disable_device(dev->pdev);
526 pci_set_power_state(dev->pdev, PCI_D3hot);
527 }
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000528
529 return 0;
530}
531
Jesse Barnes073f34d2012-11-02 11:13:59 -0700532void intel_console_resume(struct work_struct *work)
533{
534 struct drm_i915_private *dev_priv =
535 container_of(work, struct drm_i915_private,
536 console_resume_work);
537 struct drm_device *dev = dev_priv->dev;
538
539 console_lock();
Damien Lespiaub6f3eff2013-06-10 15:48:09 +0100540 intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING);
Jesse Barnes073f34d2012-11-02 11:13:59 -0700541 console_unlock();
542}
543
Jesse Barnesbb60b962013-03-26 09:25:46 -0700544static void intel_resume_hotplug(struct drm_device *dev)
545{
546 struct drm_mode_config *mode_config = &dev->mode_config;
547 struct intel_encoder *encoder;
548
549 mutex_lock(&mode_config->mutex);
550 DRM_DEBUG_KMS("running encoder hotplug functions\n");
551
552 list_for_each_entry(encoder, &mode_config->encoder_list, base.head)
553 if (encoder->hot_plug)
554 encoder->hot_plug(encoder);
555
556 mutex_unlock(&mode_config->mutex);
557
558 /* Just fire off a uevent and let userspace tell us what to do */
559 drm_helper_hpd_irq_event(dev);
560}
561
Imre Deak76c4b252014-04-01 19:55:22 +0300562static int i915_drm_thaw_early(struct drm_device *dev)
563{
564 struct drm_i915_private *dev_priv = dev->dev_private;
565
566 intel_uncore_early_sanitize(dev);
567 intel_uncore_sanitize(dev);
568 intel_power_domains_init_hw(dev_priv);
569
570 return 0;
571}
572
Paulo Zanoni9d49c0e2013-09-12 18:06:43 -0300573static int __i915_drm_thaw(struct drm_device *dev, bool restore_gtt_mappings)
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000574{
Jesse Barnes5669fca2009-02-17 15:13:31 -0800575 struct drm_i915_private *dev_priv = dev->dev_private;
Matthew Garrett8ee1c3d2008-08-05 19:37:25 +0100576
Paulo Zanoni9d49c0e2013-09-12 18:06:43 -0300577 if (drm_core_check_feature(dev, DRIVER_MODESET) &&
578 restore_gtt_mappings) {
579 mutex_lock(&dev->struct_mutex);
580 i915_gem_restore_gtt_mappings(dev);
581 mutex_unlock(&dev->struct_mutex);
582 }
583
Rafael J. Wysocki61caf872010-02-18 23:06:27 +0100584 i915_restore_state(dev);
Chris Wilson44834a62010-08-19 16:09:23 +0100585 intel_opregion_setup(dev);
Rafael J. Wysocki61caf872010-02-18 23:06:27 +0100586
Jesse Barnes5669fca2009-02-17 15:13:31 -0800587 /* KMS EnterVT equivalent */
588 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
Paulo Zanonidde86e22012-12-01 12:04:25 -0200589 intel_init_pch_refclk(dev);
Daniel Vetter754970ee2014-01-16 22:28:44 +0100590 drm_mode_config_reset(dev);
Chris Wilson1833b132012-05-09 11:56:28 +0100591
Jesse Barnes5669fca2009-02-17 15:13:31 -0800592 mutex_lock(&dev->struct_mutex);
Chris Wilson074c6ad2014-04-09 09:19:43 +0100593 if (i915_gem_init_hw(dev)) {
594 DRM_ERROR("failed to re-initialize GPU, declaring wedged!\n");
595 atomic_set_mask(I915_WEDGED, &dev_priv->gpu_error.reset_counter);
596 }
Jesse Barnes5669fca2009-02-17 15:13:31 -0800597 mutex_unlock(&dev->struct_mutex);
Jesse Barnes226485e2009-02-23 15:41:09 -0800598
Daniel Vetter15239092013-03-05 09:50:58 +0100599 /* We need working interrupts for modeset enabling ... */
Daniel Vetterbb0f1b52013-11-03 21:09:27 +0100600 drm_irq_install(dev, dev->pdev->irq);
Daniel Vetter15239092013-03-05 09:50:58 +0100601
Chris Wilson1833b132012-05-09 11:56:28 +0100602 intel_modeset_init_hw(dev);
Jesse Barnes24576d22013-03-26 09:25:45 -0700603
604 drm_modeset_lock_all(dev);
605 intel_modeset_setup_hw_state(dev, true);
606 drm_modeset_unlock_all(dev);
Daniel Vetter15239092013-03-05 09:50:58 +0100607
608 /*
609 * ... but also need to make sure that hotplug processing
610 * doesn't cause havoc. Like in the driver load code we don't
611 * bother with the tiny race here where we might loose hotplug
612 * notifications.
613 * */
Daniel Vetter20afbda2012-12-11 14:05:07 +0100614 intel_hpd_init(dev);
Daniel Vetter15239092013-03-05 09:50:58 +0100615 dev_priv->enable_hotplug_processing = true;
Jesse Barnesbb60b962013-03-26 09:25:46 -0700616 /* Config may have changed between suspend and resume */
617 intel_resume_hotplug(dev);
Jesse Barnesd5bb0812011-01-05 12:01:26 -0800618 }
Jesse Barnes1daed3f2011-01-05 12:01:25 -0800619
Chris Wilson44834a62010-08-19 16:09:23 +0100620 intel_opregion_init(dev);
621
Jesse Barnes073f34d2012-11-02 11:13:59 -0700622 /*
623 * The console lock can be pretty contented on resume due
624 * to all the printk activity. Try to keep it out of the hot
625 * path of resume if possible.
626 */
627 if (console_trylock()) {
Damien Lespiaub6f3eff2013-06-10 15:48:09 +0100628 intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING);
Jesse Barnes073f34d2012-11-02 11:13:59 -0700629 console_unlock();
630 } else {
631 schedule_work(&dev_priv->console_resume_work);
632 }
633
Zhang Ruib8efb172013-02-05 15:41:53 +0800634 mutex_lock(&dev_priv->modeset_restore_lock);
635 dev_priv->modeset_restore = MODESET_DONE;
636 mutex_unlock(&dev_priv->modeset_restore_lock);
Paulo Zanoni8a187452013-12-06 20:32:13 -0200637
638 intel_runtime_pm_put(dev_priv);
Chris Wilson074c6ad2014-04-09 09:19:43 +0100639 return 0;
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100640}
641
Jesse Barnes1abd02e2012-11-02 11:14:02 -0700642static int i915_drm_thaw(struct drm_device *dev)
643{
Daniel Vetter7f16e5c2013-11-04 16:28:47 +0100644 if (drm_core_check_feature(dev, DRIVER_MODESET))
Ben Widawsky828c7902013-10-16 09:21:30 -0700645 i915_check_and_clear_faults(dev);
Jesse Barnes1abd02e2012-11-02 11:14:02 -0700646
Paulo Zanoni9d49c0e2013-09-12 18:06:43 -0300647 return __i915_drm_thaw(dev, true);
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100648}
649
Imre Deak76c4b252014-04-01 19:55:22 +0300650static int i915_resume_early(struct drm_device *dev)
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100651{
Dave Airlie5bcf7192010-12-07 09:20:40 +1000652 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
653 return 0;
654
Imre Deak76c4b252014-04-01 19:55:22 +0300655 /*
656 * We have a resume ordering issue with the snd-hda driver also
657 * requiring our device to be power up. Due to the lack of a
658 * parent/child relationship we currently solve this with an early
659 * resume hook.
660 *
661 * FIXME: This should be solved with a special hdmi sink device or
662 * similar so that power domains can be employed.
663 */
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100664 if (pci_enable_device(dev->pdev))
665 return -EIO;
666
667 pci_set_master(dev->pdev);
668
Imre Deak76c4b252014-04-01 19:55:22 +0300669 return i915_drm_thaw_early(dev);
670}
671
672int i915_resume(struct drm_device *dev)
673{
674 struct drm_i915_private *dev_priv = dev->dev_private;
675 int ret;
676
Jesse Barnes1abd02e2012-11-02 11:14:02 -0700677 /*
678 * Platforms with opregion should have sane BIOS, older ones (gen3 and
Paulo Zanoni9d49c0e2013-09-12 18:06:43 -0300679 * earlier) need to restore the GTT mappings since the BIOS might clear
680 * all our scratch PTEs.
Jesse Barnes1abd02e2012-11-02 11:14:02 -0700681 */
Paulo Zanoni9d49c0e2013-09-12 18:06:43 -0300682 ret = __i915_drm_thaw(dev, !dev_priv->opregion.header);
Chris Wilson6eecba32010-09-08 09:45:11 +0100683 if (ret)
684 return ret;
685
686 drm_kms_helper_poll_enable(dev);
687 return 0;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000688}
689
Imre Deak76c4b252014-04-01 19:55:22 +0300690static int i915_resume_legacy(struct drm_device *dev)
691{
692 i915_resume_early(dev);
693 i915_resume(dev);
694
695 return 0;
696}
697
Ben Gamari11ed50e2009-09-14 17:48:45 -0400698/**
Eugeni Dodonovf3953dc2011-11-28 16:15:17 -0200699 * i915_reset - reset chip after a hang
Ben Gamari11ed50e2009-09-14 17:48:45 -0400700 * @dev: drm device to reset
Ben Gamari11ed50e2009-09-14 17:48:45 -0400701 *
702 * Reset the chip. Useful if a hang is detected. Returns zero on successful
703 * reset or otherwise an error code.
704 *
705 * Procedure is fairly simple:
706 * - reset the chip using the reset reg
707 * - re-init context state
708 * - re-init hardware status page
709 * - re-init ring buffer
710 * - re-init interrupt state
711 * - re-init display
712 */
Daniel Vetterd4b8bb22012-04-27 15:17:44 +0200713int i915_reset(struct drm_device *dev)
Ben Gamari11ed50e2009-09-14 17:48:45 -0400714{
Jani Nikula50227e12014-03-31 14:27:21 +0300715 struct drm_i915_private *dev_priv = dev->dev_private;
Chris Wilson2e7c8ee2013-05-28 10:38:44 +0100716 bool simulated;
Kenneth Graunke0573ed42010-09-11 03:17:19 -0700717 int ret;
Ben Gamari11ed50e2009-09-14 17:48:45 -0400718
Jani Nikulad330a952014-01-21 11:24:25 +0200719 if (!i915.reset)
Chris Wilsond78cb502010-12-23 13:33:15 +0000720 return 0;
721
Daniel Vetterd54a02c2012-07-04 22:18:39 +0200722 mutex_lock(&dev->struct_mutex);
Ben Gamari11ed50e2009-09-14 17:48:45 -0400723
Chris Wilson069efc12010-09-30 16:53:18 +0100724 i915_gem_reset(dev);
Ben Gamari11ed50e2009-09-14 17:48:45 -0400725
Chris Wilson2e7c8ee2013-05-28 10:38:44 +0100726 simulated = dev_priv->gpu_error.stop_rings != 0;
727
Mika Kuoppalabe62acb2013-08-30 16:19:28 +0300728 ret = intel_gpu_reset(dev);
Daniel Vetter350d2702012-04-27 15:17:42 +0200729
Mika Kuoppalabe62acb2013-08-30 16:19:28 +0300730 /* Also reset the gpu hangman. */
731 if (simulated) {
732 DRM_INFO("Simulated gpu hang, resetting stop_rings\n");
733 dev_priv->gpu_error.stop_rings = 0;
734 if (ret == -ENODEV) {
Daniel Vetterf2d91a22013-11-07 09:48:57 +0100735 DRM_INFO("Reset not implemented, but ignoring "
736 "error for simulated gpu hangs\n");
Mika Kuoppalabe62acb2013-08-30 16:19:28 +0300737 ret = 0;
738 }
Chris Wilson2e7c8ee2013-05-28 10:38:44 +0100739 }
Mika Kuoppalabe62acb2013-08-30 16:19:28 +0300740
Kenneth Graunke0573ed42010-09-11 03:17:19 -0700741 if (ret) {
Daniel Vetterf2d91a22013-11-07 09:48:57 +0100742 DRM_ERROR("Failed to reset chip: %i\n", ret);
Daniel J Bluemanf953c932010-05-17 14:23:52 +0100743 mutex_unlock(&dev->struct_mutex);
Chris Wilsonf803aa52010-09-19 12:38:26 +0100744 return ret;
Ben Gamari11ed50e2009-09-14 17:48:45 -0400745 }
746
747 /* Ok, now get things going again... */
748
749 /*
750 * Everything depends on having the GTT running, so we need to start
751 * there. Fortunately we don't need to do this unless we reset the
752 * chip at a PCI level.
753 *
754 * Next we need to restore the context, but we don't use those
755 * yet either...
756 *
757 * Ring buffer needs to be re-initialized in the KMS case, or if X
758 * was running at the time of the reset (i.e. we weren't VT
759 * switched away).
760 */
761 if (drm_core_check_feature(dev, DRIVER_MODESET) ||
Daniel Vetterdb1b76c2013-07-09 16:51:37 +0200762 !dev_priv->ums.mm_suspended) {
Daniel Vetterdb1b76c2013-07-09 16:51:37 +0200763 dev_priv->ums.mm_suspended = 0;
Eric Anholt75a68982010-11-18 09:31:13 +0800764
Ben Widawsky3d57e5b2013-10-14 10:01:36 -0700765 ret = i915_gem_init_hw(dev);
Daniel Vetter8e88a2b2012-06-19 18:40:00 +0200766 mutex_unlock(&dev->struct_mutex);
Ben Widawsky3d57e5b2013-10-14 10:01:36 -0700767 if (ret) {
768 DRM_ERROR("Failed hw init on reset %d\n", ret);
769 return ret;
770 }
Daniel Vetterf8175862012-04-10 15:50:11 +0200771
Daniel Vettere090c532013-11-03 20:27:05 +0100772 /*
773 * FIXME: This is horribly race against concurrent pageflip and
774 * vblank wait ioctls since they can observe dev->irqs_disabled
775 * being false when they shouldn't be able to.
776 */
Ben Gamari11ed50e2009-09-14 17:48:45 -0400777 drm_irq_uninstall(dev);
Daniel Vetterbb0f1b52013-11-03 21:09:27 +0100778 drm_irq_install(dev, dev->pdev->irq);
Jeff McGeedd0a1aa2014-02-04 11:32:31 -0600779
780 /* rps/rc6 re-init is necessary to restore state lost after the
781 * reset and the re-install of drm irq. Skip for ironlake per
782 * previous concerns that it doesn't respond well to some forms
783 * of re-init after reset. */
Imre Deakdc1d0132014-04-14 20:24:28 +0300784 if (INTEL_INFO(dev)->gen > 5)
Imre Deakc6df39b2014-04-14 20:24:29 +0300785 intel_reset_gt_powersave(dev);
Jeff McGeedd0a1aa2014-02-04 11:32:31 -0600786
Daniel Vetter20afbda2012-12-11 14:05:07 +0100787 intel_hpd_init(dev);
Daniel Vetterbcbc3242012-04-27 15:17:41 +0200788 } else {
789 mutex_unlock(&dev->struct_mutex);
Ben Gamari11ed50e2009-09-14 17:48:45 -0400790 }
791
Ben Gamari11ed50e2009-09-14 17:48:45 -0400792 return 0;
793}
794
Greg Kroah-Hartman56550d92012-12-21 15:09:25 -0800795static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
Kristian Høgsberg112b7152009-01-04 16:55:33 -0500796{
Daniel Vetter01a06852012-06-25 15:58:49 +0200797 struct intel_device_info *intel_info =
798 (struct intel_device_info *) ent->driver_data;
799
Jani Nikulad330a952014-01-21 11:24:25 +0200800 if (IS_PRELIMINARY_HW(intel_info) && !i915.preliminary_hw_support) {
Ben Widawskyb833d682013-08-23 16:00:07 -0700801 DRM_INFO("This hardware requires preliminary hardware support.\n"
802 "See CONFIG_DRM_I915_PRELIMINARY_HW_SUPPORT, and/or modparam preliminary_hw_support\n");
803 return -ENODEV;
804 }
805
Chris Wilson5fe49d82011-02-01 19:43:02 +0000806 /* Only bind to function 0 of the device. Early generations
807 * used function 1 as a placeholder for multi-head. This causes
808 * us confusion instead, especially on the systems where both
809 * functions have the same PCI-ID!
810 */
811 if (PCI_FUNC(pdev->devfn))
812 return -ENODEV;
813
Daniel Vetter24986ee2013-12-11 11:34:33 +0100814 driver.driver_features &= ~(DRIVER_USE_AGP);
Daniel Vetter01a06852012-06-25 15:58:49 +0200815
Jordan Crousedcdb1672010-05-27 13:40:25 -0600816 return drm_get_pci_dev(pdev, ent, &driver);
Kristian Høgsberg112b7152009-01-04 16:55:33 -0500817}
818
819static void
820i915_pci_remove(struct pci_dev *pdev)
821{
822 struct drm_device *dev = pci_get_drvdata(pdev);
823
824 drm_put_dev(dev);
825}
826
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100827static int i915_pm_suspend(struct device *dev)
Kristian Høgsberg112b7152009-01-04 16:55:33 -0500828{
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100829 struct pci_dev *pdev = to_pci_dev(dev);
830 struct drm_device *drm_dev = pci_get_drvdata(pdev);
Kristian Høgsberg112b7152009-01-04 16:55:33 -0500831
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100832 if (!drm_dev || !drm_dev->dev_private) {
833 dev_err(dev, "DRM not initialized, aborting suspend.\n");
834 return -ENODEV;
835 }
Kristian Høgsberg112b7152009-01-04 16:55:33 -0500836
Dave Airlie5bcf7192010-12-07 09:20:40 +1000837 if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
838 return 0;
839
Imre Deak76c4b252014-04-01 19:55:22 +0300840 return i915_drm_freeze(drm_dev);
841}
842
843static int i915_pm_suspend_late(struct device *dev)
844{
845 struct pci_dev *pdev = to_pci_dev(dev);
846 struct drm_device *drm_dev = pci_get_drvdata(pdev);
847
848 /*
849 * We have a suspedn ordering issue with the snd-hda driver also
850 * requiring our device to be power up. Due to the lack of a
851 * parent/child relationship we currently solve this with an late
852 * suspend hook.
853 *
854 * FIXME: This should be solved with a special hdmi sink device or
855 * similar so that power domains can be employed.
856 */
857 if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
858 return 0;
Kristian Høgsberg112b7152009-01-04 16:55:33 -0500859
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100860 pci_disable_device(pdev);
861 pci_set_power_state(pdev, PCI_D3hot);
Zhenyu Wangcbda12d2009-12-16 13:36:10 +0800862
Zhenyu Wangcbda12d2009-12-16 13:36:10 +0800863 return 0;
864}
865
Imre Deak76c4b252014-04-01 19:55:22 +0300866static int i915_pm_resume_early(struct device *dev)
867{
868 struct pci_dev *pdev = to_pci_dev(dev);
869 struct drm_device *drm_dev = pci_get_drvdata(pdev);
870
871 return i915_resume_early(drm_dev);
872}
873
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100874static int i915_pm_resume(struct device *dev)
Zhenyu Wangcbda12d2009-12-16 13:36:10 +0800875{
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100876 struct pci_dev *pdev = to_pci_dev(dev);
877 struct drm_device *drm_dev = pci_get_drvdata(pdev);
878
879 return i915_resume(drm_dev);
Zhenyu Wangcbda12d2009-12-16 13:36:10 +0800880}
881
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100882static int i915_pm_freeze(struct device *dev)
Zhenyu Wangcbda12d2009-12-16 13:36:10 +0800883{
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100884 struct pci_dev *pdev = to_pci_dev(dev);
885 struct drm_device *drm_dev = pci_get_drvdata(pdev);
886
887 if (!drm_dev || !drm_dev->dev_private) {
888 dev_err(dev, "DRM not initialized, aborting suspend.\n");
889 return -ENODEV;
890 }
891
892 return i915_drm_freeze(drm_dev);
893}
894
Imre Deak76c4b252014-04-01 19:55:22 +0300895static int i915_pm_thaw_early(struct device *dev)
896{
897 struct pci_dev *pdev = to_pci_dev(dev);
898 struct drm_device *drm_dev = pci_get_drvdata(pdev);
899
900 return i915_drm_thaw_early(drm_dev);
901}
902
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100903static int i915_pm_thaw(struct device *dev)
904{
905 struct pci_dev *pdev = to_pci_dev(dev);
906 struct drm_device *drm_dev = pci_get_drvdata(pdev);
907
908 return i915_drm_thaw(drm_dev);
909}
910
911static int i915_pm_poweroff(struct device *dev)
912{
913 struct pci_dev *pdev = to_pci_dev(dev);
914 struct drm_device *drm_dev = pci_get_drvdata(pdev);
Rafael J. Wysocki84b79f82010-02-07 21:48:24 +0100915
Rafael J. Wysocki61caf872010-02-18 23:06:27 +0100916 return i915_drm_freeze(drm_dev);
Zhenyu Wangcbda12d2009-12-16 13:36:10 +0800917}
918
Paulo Zanoni97bea202014-03-07 20:12:33 -0300919static void hsw_runtime_suspend(struct drm_i915_private *dev_priv)
920{
Paulo Zanoni414de7a2014-03-07 20:12:35 -0300921 hsw_enable_pc8(dev_priv);
Paulo Zanoni97bea202014-03-07 20:12:33 -0300922}
923
Paulo Zanoni9a952a02014-03-07 20:12:34 -0300924static void snb_runtime_resume(struct drm_i915_private *dev_priv)
925{
926 struct drm_device *dev = dev_priv->dev;
927
Paulo Zanoni9a952a02014-03-07 20:12:34 -0300928 intel_init_pch_refclk(dev);
Paulo Zanoni9a952a02014-03-07 20:12:34 -0300929}
930
Paulo Zanoni97bea202014-03-07 20:12:33 -0300931static void hsw_runtime_resume(struct drm_i915_private *dev_priv)
932{
Paulo Zanoni414de7a2014-03-07 20:12:35 -0300933 hsw_disable_pc8(dev_priv);
Paulo Zanoni97bea202014-03-07 20:12:33 -0300934}
935
936static int intel_runtime_suspend(struct device *device)
Paulo Zanoni8a187452013-12-06 20:32:13 -0200937{
938 struct pci_dev *pdev = to_pci_dev(device);
939 struct drm_device *dev = pci_get_drvdata(pdev);
940 struct drm_i915_private *dev_priv = dev->dev_private;
941
Imre Deakaeab0b52014-04-14 20:24:36 +0300942 if (WARN_ON_ONCE(!(dev_priv->rps.enabled && intel_enable_rc6(dev))))
Imre Deakc6df39b2014-04-14 20:24:29 +0300943 return -ENODEV;
944
Paulo Zanoni8a187452013-12-06 20:32:13 -0200945 WARN_ON(!HAS_RUNTIME_PM(dev));
Paulo Zanonie998c402014-02-21 13:52:26 -0300946 assert_force_wake_inactive(dev_priv);
Paulo Zanoni8a187452013-12-06 20:32:13 -0200947
948 DRM_DEBUG_KMS("Suspending device\n");
949
Imre Deak9486db62014-04-22 20:21:07 +0300950 /*
951 * rps.work can't be rearmed here, since we get here only after making
952 * sure the GPU is idle and the RPS freq is set to the minimum. See
953 * intel_mark_idle().
954 */
955 cancel_work_sync(&dev_priv->rps.work);
Imre Deakb5478bc2014-04-14 20:24:37 +0300956 intel_runtime_pm_disable_interrupts(dev);
957
Paulo Zanoni9a952a02014-03-07 20:12:34 -0300958 if (IS_GEN6(dev))
Imre Deakb5478bc2014-04-14 20:24:37 +0300959 ;
Paulo Zanoni6157d3c2014-03-07 20:12:37 -0300960 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))
Paulo Zanoni97bea202014-03-07 20:12:33 -0300961 hsw_runtime_suspend(dev_priv);
Paulo Zanoni6157d3c2014-03-07 20:12:37 -0300962 else
963 WARN_ON(1);
Paulo Zanonia8a8bd52014-03-07 20:08:05 -0300964
Paulo Zanoni48018a52013-12-13 15:22:31 -0200965 i915_gem_release_all_mmaps(dev_priv);
966
Paulo Zanoni16a3d6e2013-12-13 15:22:30 -0200967 del_timer_sync(&dev_priv->gpu_error.hangcheck_timer);
Paulo Zanoni8a187452013-12-06 20:32:13 -0200968 dev_priv->pm.suspended = true;
Kristen Carlson Accardi1fb23622014-01-14 15:36:15 -0800969
970 /*
971 * current versions of firmware which depend on this opregion
972 * notification have repurposed the D1 definition to mean
973 * "runtime suspended" vs. what you would normally expect (D3)
974 * to distinguish it from notifications that might be sent
975 * via the suspend path.
976 */
977 intel_opregion_notify_adapter(dev, PCI_D1);
Paulo Zanoni8a187452013-12-06 20:32:13 -0200978
Paulo Zanonia8a8bd52014-03-07 20:08:05 -0300979 DRM_DEBUG_KMS("Device suspended\n");
Paulo Zanoni8a187452013-12-06 20:32:13 -0200980 return 0;
981}
982
Paulo Zanoni97bea202014-03-07 20:12:33 -0300983static int intel_runtime_resume(struct device *device)
Paulo Zanoni8a187452013-12-06 20:32:13 -0200984{
985 struct pci_dev *pdev = to_pci_dev(device);
986 struct drm_device *dev = pci_get_drvdata(pdev);
987 struct drm_i915_private *dev_priv = dev->dev_private;
988
989 WARN_ON(!HAS_RUNTIME_PM(dev));
990
991 DRM_DEBUG_KMS("Resuming device\n");
992
Paulo Zanonicd2e9e92013-12-06 20:34:21 -0200993 intel_opregion_notify_adapter(dev, PCI_D0);
Paulo Zanoni8a187452013-12-06 20:32:13 -0200994 dev_priv->pm.suspended = false;
995
Paulo Zanoni9a952a02014-03-07 20:12:34 -0300996 if (IS_GEN6(dev))
997 snb_runtime_resume(dev_priv);
Paulo Zanoni6157d3c2014-03-07 20:12:37 -0300998 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))
Paulo Zanoni97bea202014-03-07 20:12:33 -0300999 hsw_runtime_resume(dev_priv);
Paulo Zanoni6157d3c2014-03-07 20:12:37 -03001000 else
1001 WARN_ON(1);
Paulo Zanonia8a8bd52014-03-07 20:08:05 -03001002
Imre Deak92b806d2014-04-14 20:24:39 +03001003 i915_gem_init_swizzling(dev);
1004 gen6_update_ring_freq(dev);
1005
Imre Deakb5478bc2014-04-14 20:24:37 +03001006 intel_runtime_pm_restore_interrupts(dev);
Imre Deak9486db62014-04-22 20:21:07 +03001007 intel_reset_gt_powersave(dev);
Imre Deakb5478bc2014-04-14 20:24:37 +03001008
Paulo Zanonia8a8bd52014-03-07 20:08:05 -03001009 DRM_DEBUG_KMS("Device resumed\n");
Paulo Zanoni8a187452013-12-06 20:32:13 -02001010 return 0;
1011}
1012
Chris Wilsonb4b78d12010-06-06 15:40:20 +01001013static const struct dev_pm_ops i915_pm_ops = {
Akshay Joshi0206e352011-08-16 15:34:10 -04001014 .suspend = i915_pm_suspend,
Imre Deak76c4b252014-04-01 19:55:22 +03001015 .suspend_late = i915_pm_suspend_late,
1016 .resume_early = i915_pm_resume_early,
Akshay Joshi0206e352011-08-16 15:34:10 -04001017 .resume = i915_pm_resume,
1018 .freeze = i915_pm_freeze,
Imre Deak76c4b252014-04-01 19:55:22 +03001019 .thaw_early = i915_pm_thaw_early,
Akshay Joshi0206e352011-08-16 15:34:10 -04001020 .thaw = i915_pm_thaw,
1021 .poweroff = i915_pm_poweroff,
Imre Deak76c4b252014-04-01 19:55:22 +03001022 .restore_early = i915_pm_resume_early,
Akshay Joshi0206e352011-08-16 15:34:10 -04001023 .restore = i915_pm_resume,
Paulo Zanoni97bea202014-03-07 20:12:33 -03001024 .runtime_suspend = intel_runtime_suspend,
1025 .runtime_resume = intel_runtime_resume,
Zhenyu Wangcbda12d2009-12-16 13:36:10 +08001026};
1027
Laurent Pinchart78b68552012-05-17 13:27:22 +02001028static const struct vm_operations_struct i915_gem_vm_ops = {
Jesse Barnesde151cf2008-11-12 10:03:55 -08001029 .fault = i915_gem_fault,
Jesse Barnesab00b3e2009-02-11 14:01:46 -08001030 .open = drm_gem_vm_open,
1031 .close = drm_gem_vm_close,
Jesse Barnesde151cf2008-11-12 10:03:55 -08001032};
1033
Arjan van de Vene08e96d2011-10-31 07:28:57 -07001034static const struct file_operations i915_driver_fops = {
1035 .owner = THIS_MODULE,
1036 .open = drm_open,
1037 .release = drm_release,
1038 .unlocked_ioctl = drm_ioctl,
1039 .mmap = drm_gem_mmap,
1040 .poll = drm_poll,
Arjan van de Vene08e96d2011-10-31 07:28:57 -07001041 .read = drm_read,
1042#ifdef CONFIG_COMPAT
1043 .compat_ioctl = i915_compat_ioctl,
1044#endif
1045 .llseek = noop_llseek,
1046};
1047
Linus Torvalds1da177e2005-04-16 15:20:36 -07001048static struct drm_driver driver = {
Michael Witten0c547812011-08-25 17:55:54 +00001049 /* Don't use MTRRs here; the Xserver or userspace app should
1050 * deal with them for Intel hardware.
Dave Airlie792d2b92005-11-11 23:30:27 +11001051 */
Eric Anholt673a3942008-07-30 12:06:12 -07001052 .driver_features =
Daniel Vetter24986ee2013-12-11 11:34:33 +01001053 DRIVER_USE_AGP |
Kristian Høgsberg10ba5012013-08-25 18:29:01 +02001054 DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME |
1055 DRIVER_RENDER,
Dave Airlie22eae942005-11-10 22:16:34 +11001056 .load = i915_driver_load,
Jesse Barnesba8bbcf2007-11-22 14:14:14 +10001057 .unload = i915_driver_unload,
Eric Anholt673a3942008-07-30 12:06:12 -07001058 .open = i915_driver_open,
Dave Airlie22eae942005-11-10 22:16:34 +11001059 .lastclose = i915_driver_lastclose,
1060 .preclose = i915_driver_preclose,
Eric Anholt673a3942008-07-30 12:06:12 -07001061 .postclose = i915_driver_postclose,
Rafael J. Wysockid8e29202010-01-09 00:45:33 +01001062
1063 /* Used in place of i915_pm_ops for non-DRIVER_MODESET */
1064 .suspend = i915_suspend,
Imre Deak76c4b252014-04-01 19:55:22 +03001065 .resume = i915_resume_legacy,
Rafael J. Wysockid8e29202010-01-09 00:45:33 +01001066
Dave Airliecda17382005-07-10 17:31:26 +10001067 .device_is_agp = i915_driver_device_is_agp,
Dave Airlie7c1c2872008-11-28 14:22:24 +10001068 .master_create = i915_master_create,
1069 .master_destroy = i915_master_destroy,
Ben Gamari955b12d2009-02-17 20:08:49 -05001070#if defined(CONFIG_DEBUG_FS)
Ben Gamari27c202a2009-07-01 22:26:52 -04001071 .debugfs_init = i915_debugfs_init,
1072 .debugfs_cleanup = i915_debugfs_cleanup,
Ben Gamari955b12d2009-02-17 20:08:49 -05001073#endif
Eric Anholt673a3942008-07-30 12:06:12 -07001074 .gem_free_object = i915_gem_free_object,
Jesse Barnesde151cf2008-11-12 10:03:55 -08001075 .gem_vm_ops = &i915_gem_vm_ops,
Daniel Vetter1286ff72012-05-10 15:25:09 +02001076
1077 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
1078 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
1079 .gem_prime_export = i915_gem_prime_export,
1080 .gem_prime_import = i915_gem_prime_import,
1081
Dave Airlieff72145b2011-02-07 12:16:14 +10001082 .dumb_create = i915_gem_dumb_create,
1083 .dumb_map_offset = i915_gem_mmap_gtt,
Daniel Vetter43387b32013-07-16 09:12:04 +02001084 .dumb_destroy = drm_gem_dumb_destroy,
Linus Torvalds1da177e2005-04-16 15:20:36 -07001085 .ioctls = i915_ioctls,
Arjan van de Vene08e96d2011-10-31 07:28:57 -07001086 .fops = &i915_driver_fops,
Dave Airlie22eae942005-11-10 22:16:34 +11001087 .name = DRIVER_NAME,
1088 .desc = DRIVER_DESC,
1089 .date = DRIVER_DATE,
1090 .major = DRIVER_MAJOR,
1091 .minor = DRIVER_MINOR,
1092 .patchlevel = DRIVER_PATCHLEVEL,
Linus Torvalds1da177e2005-04-16 15:20:36 -07001093};
1094
Dave Airlie8410ea32010-12-15 03:16:38 +10001095static struct pci_driver i915_pci_driver = {
1096 .name = DRIVER_NAME,
1097 .id_table = pciidlist,
1098 .probe = i915_pci_probe,
1099 .remove = i915_pci_remove,
1100 .driver.pm = &i915_pm_ops,
1101};
1102
Linus Torvalds1da177e2005-04-16 15:20:36 -07001103static int __init i915_init(void)
1104{
1105 driver.num_ioctls = i915_max_ioctl;
Jesse Barnes79e53942008-11-07 14:24:08 -08001106
1107 /*
1108 * If CONFIG_DRM_I915_KMS is set, default to KMS unless
1109 * explicitly disabled with the module pararmeter.
1110 *
1111 * Otherwise, just follow the parameter (defaulting to off).
1112 *
1113 * Allow optional vga_text_mode_force boot option to override
1114 * the default behavior.
1115 */
1116#if defined(CONFIG_DRM_I915_KMS)
Jani Nikulad330a952014-01-21 11:24:25 +02001117 if (i915.modeset != 0)
Jesse Barnes79e53942008-11-07 14:24:08 -08001118 driver.driver_features |= DRIVER_MODESET;
1119#endif
Jani Nikulad330a952014-01-21 11:24:25 +02001120 if (i915.modeset == 1)
Jesse Barnes79e53942008-11-07 14:24:08 -08001121 driver.driver_features |= DRIVER_MODESET;
1122
1123#ifdef CONFIG_VGA_CONSOLE
Jani Nikulad330a952014-01-21 11:24:25 +02001124 if (vgacon_text_force() && i915.modeset == -1)
Jesse Barnes79e53942008-11-07 14:24:08 -08001125 driver.driver_features &= ~DRIVER_MODESET;
1126#endif
1127
Daniel Vetterb30324a2013-11-13 22:11:25 +01001128 if (!(driver.driver_features & DRIVER_MODESET)) {
Chris Wilson3885c6b2011-01-23 10:45:14 +00001129 driver.get_vblank_timestamp = NULL;
Daniel Vetterb30324a2013-11-13 22:11:25 +01001130#ifndef CONFIG_DRM_I915_UMS
1131 /* Silently fail loading to not upset userspace. */
1132 return 0;
1133#endif
1134 }
Chris Wilson3885c6b2011-01-23 10:45:14 +00001135
Dave Airlie8410ea32010-12-15 03:16:38 +10001136 return drm_pci_init(&driver, &i915_pci_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001137}
1138
1139static void __exit i915_exit(void)
1140{
Daniel Vetterb33ecdd2013-11-15 17:16:33 +01001141#ifndef CONFIG_DRM_I915_UMS
1142 if (!(driver.driver_features & DRIVER_MODESET))
1143 return; /* Never loaded a driver. */
1144#endif
1145
Dave Airlie8410ea32010-12-15 03:16:38 +10001146 drm_pci_exit(&driver, &i915_pci_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001147}
1148
1149module_init(i915_init);
1150module_exit(i915_exit);
1151
Dave Airlieb5e89ed2005-09-25 14:28:13 +10001152MODULE_AUTHOR(DRIVER_AUTHOR);
1153MODULE_DESCRIPTION(DRIVER_DESC);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001154MODULE_LICENSE("GPL and additional rights");