Blame - llvm/lib/Target/AMDGPU/SIInstructions.td - toolchain/llvm-project

blob: 6424aca94fe5b413bd7c1dec1c390f054c9442f8 [file] [log] [blame]

Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1	//===-- SIInstructions.td - SI Instruction Defintions ---------------------===//
				2	//
				3	// The LLVM Compiler Infrastructure
				4	//
				5	// This file is distributed under the University of Illinois Open Source
				6	// License. See LICENSE.TXT for details.
				7	//
				8	//===----------------------------------------------------------------------===//
				9	// This file was originally auto-generated from a GPU register header file and
				10	// all the instruction definitions were originally commented out. Instructions
				11	// that are not yet supported remain commented out.
				12	//===----------------------------------------------------------------------===//
				13
Eric Christopher	7792e32	2015-01-30 23:24:40 +0000	[diff] [blame]	14	def isGCN : Predicate<"Subtarget->getGeneration() "
Matt Arsenault	43e92fe	2016-06-24 06:30:11 +0000	[diff] [blame]	15	">= SISubtarget::SOUTHERN_ISLANDS">,
Tom Stellard	d7e6f13	2015-04-08 01:09:26 +0000	[diff] [blame]	16	AssemblerPredicate<"FeatureGCN">;
Marek Olsak	7d77728	2015-03-24 13:40:15 +0000	[diff] [blame]	17	def isSI : Predicate<"Subtarget->getGeneration() "
Matt Arsenault	43e92fe	2016-06-24 06:30:11 +0000	[diff] [blame]	18	"== SISubtarget::SOUTHERN_ISLANDS">,
Matt Arsenault	d6adfb4	2015-09-24 19:52:21 +0000	[diff] [blame]	19	AssemblerPredicate<"FeatureSouthernIslands">;
				20
Tom Stellard	ec87f84	2015-05-25 16:15:54 +0000	[diff] [blame]	21	def has16BankLDS : Predicate<"Subtarget->getLDSBankCount() == 16">;
				22	def has32BankLDS : Predicate<"Subtarget->getLDSBankCount() == 32">;
				23
Valery Pykhtin	a34fb49	2016-08-30 15:20:31 +0000	[diff] [blame]	24	include "SOPInstructions.td"
Valery Pykhtin	1b13886	2016-09-01 09:56:47 +0000	[diff] [blame]	25	include "SMInstructions.td"
Valery Pykhtin	8bc6596	2016-09-05 11:22:51 +0000	[diff] [blame]	26	include "FLATInstructions.td"
Valery Pykhtin	a34fb49	2016-08-30 15:20:31 +0000	[diff] [blame]	27
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	28	let SubtargetPredicate = isGCN in {
Tom Stellard	0e70de5	2014-05-16 20:56:45 +0000	[diff] [blame]	29
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	30	//===----------------------------------------------------------------------===//
Tom Stellard	3a35d8f	2014-10-01 14:44:45 +0000	[diff] [blame]	31	// EXP Instructions
				32	//===----------------------------------------------------------------------===//
				33
				34	defm EXP : EXP_m;
				35
				36	//===----------------------------------------------------------------------===//
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	37	// VOPC Instructions
				38	//===----------------------------------------------------------------------===//
				39
Matt Arsenault	0943b0e	2015-03-23 18:45:38 +0000	[diff] [blame]	40	let isCompare = 1, isCommutable = 1 in {
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	41
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	42	defm V_CMP_F_F32 : VOPC_F32 <vopc<0x0, 0x40>, "v_cmp_f_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	43	defm V_CMP_LT_F32 : VOPC_F32 <vopc<0x1, 0x41>, "v_cmp_lt_f32", COND_OLT, "v_cmp_gt_f32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	44	defm V_CMP_EQ_F32 : VOPC_F32 <vopc<0x2, 0x42>, "v_cmp_eq_f32", COND_OEQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	45	defm V_CMP_LE_F32 : VOPC_F32 <vopc<0x3, 0x43>, "v_cmp_le_f32", COND_OLE, "v_cmp_ge_f32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	46	defm V_CMP_GT_F32 : VOPC_F32 <vopc<0x4, 0x44>, "v_cmp_gt_f32", COND_OGT>;
Matt Arsenault	9cded7a	2014-12-11 22:15:35 +0000	[diff] [blame]	47	defm V_CMP_LG_F32 : VOPC_F32 <vopc<0x5, 0x45>, "v_cmp_lg_f32", COND_ONE>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	48	defm V_CMP_GE_F32 : VOPC_F32 <vopc<0x6, 0x46>, "v_cmp_ge_f32", COND_OGE>;
				49	defm V_CMP_O_F32 : VOPC_F32 <vopc<0x7, 0x47>, "v_cmp_o_f32", COND_O>;
				50	defm V_CMP_U_F32 : VOPC_F32 <vopc<0x8, 0x48>, "v_cmp_u_f32", COND_UO>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	51	defm V_CMP_NGE_F32 : VOPC_F32 <vopc<0x9, 0x49>, "v_cmp_nge_f32", COND_ULT, "v_cmp_nle_f32">;
Matt Arsenault	58d502f	2014-12-11 22:15:43 +0000	[diff] [blame]	52	defm V_CMP_NLG_F32 : VOPC_F32 <vopc<0xa, 0x4a>, "v_cmp_nlg_f32", COND_UEQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	53	defm V_CMP_NGT_F32 : VOPC_F32 <vopc<0xb, 0x4b>, "v_cmp_ngt_f32", COND_ULE, "v_cmp_nlt_f32">;
Matt Arsenault	8b989ef	2014-12-11 22:15:39 +0000	[diff] [blame]	54	defm V_CMP_NLE_F32 : VOPC_F32 <vopc<0xc, 0x4c>, "v_cmp_nle_f32", COND_UGT>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	55	defm V_CMP_NEQ_F32 : VOPC_F32 <vopc<0xd, 0x4d>, "v_cmp_neq_f32", COND_UNE>;
Matt Arsenault	8b989ef	2014-12-11 22:15:39 +0000	[diff] [blame]	56	defm V_CMP_NLT_F32 : VOPC_F32 <vopc<0xe, 0x4e>, "v_cmp_nlt_f32", COND_UGE>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	57	defm V_CMP_TRU_F32 : VOPC_F32 <vopc<0xf, 0x4f>, "v_cmp_tru_f32">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	58
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	59
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	60	defm V_CMPX_F_F32 : VOPCX_F32 <vopc<0x10, 0x50>, "v_cmpx_f_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	61	defm V_CMPX_LT_F32 : VOPCX_F32 <vopc<0x11, 0x51>, "v_cmpx_lt_f32", "v_cmpx_gt_f32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	62	defm V_CMPX_EQ_F32 : VOPCX_F32 <vopc<0x12, 0x52>, "v_cmpx_eq_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	63	defm V_CMPX_LE_F32 : VOPCX_F32 <vopc<0x13, 0x53>, "v_cmpx_le_f32", "v_cmpx_ge_f32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	64	defm V_CMPX_GT_F32 : VOPCX_F32 <vopc<0x14, 0x54>, "v_cmpx_gt_f32">;
				65	defm V_CMPX_LG_F32 : VOPCX_F32 <vopc<0x15, 0x55>, "v_cmpx_lg_f32">;
				66	defm V_CMPX_GE_F32 : VOPCX_F32 <vopc<0x16, 0x56>, "v_cmpx_ge_f32">;
				67	defm V_CMPX_O_F32 : VOPCX_F32 <vopc<0x17, 0x57>, "v_cmpx_o_f32">;
				68	defm V_CMPX_U_F32 : VOPCX_F32 <vopc<0x18, 0x58>, "v_cmpx_u_f32">;
				69	defm V_CMPX_NGE_F32 : VOPCX_F32 <vopc<0x19, 0x59>, "v_cmpx_nge_f32">;
				70	defm V_CMPX_NLG_F32 : VOPCX_F32 <vopc<0x1a, 0x5a>, "v_cmpx_nlg_f32">;
				71	defm V_CMPX_NGT_F32 : VOPCX_F32 <vopc<0x1b, 0x5b>, "v_cmpx_ngt_f32">;
				72	defm V_CMPX_NLE_F32 : VOPCX_F32 <vopc<0x1c, 0x5c>, "v_cmpx_nle_f32">;
				73	defm V_CMPX_NEQ_F32 : VOPCX_F32 <vopc<0x1d, 0x5d>, "v_cmpx_neq_f32">;
				74	defm V_CMPX_NLT_F32 : VOPCX_F32 <vopc<0x1e, 0x5e>, "v_cmpx_nlt_f32">;
				75	defm V_CMPX_TRU_F32 : VOPCX_F32 <vopc<0x1f, 0x5f>, "v_cmpx_tru_f32">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	76
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	77
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	78	defm V_CMP_F_F64 : VOPC_F64 <vopc<0x20, 0x60>, "v_cmp_f_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	79	defm V_CMP_LT_F64 : VOPC_F64 <vopc<0x21, 0x61>, "v_cmp_lt_f64", COND_OLT, "v_cmp_gt_f64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	80	defm V_CMP_EQ_F64 : VOPC_F64 <vopc<0x22, 0x62>, "v_cmp_eq_f64", COND_OEQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	81	defm V_CMP_LE_F64 : VOPC_F64 <vopc<0x23, 0x63>, "v_cmp_le_f64", COND_OLE, "v_cmp_ge_f64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	82	defm V_CMP_GT_F64 : VOPC_F64 <vopc<0x24, 0x64>, "v_cmp_gt_f64", COND_OGT>;
Matt Arsenault	9cded7a	2014-12-11 22:15:35 +0000	[diff] [blame]	83	defm V_CMP_LG_F64 : VOPC_F64 <vopc<0x25, 0x65>, "v_cmp_lg_f64", COND_ONE>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	84	defm V_CMP_GE_F64 : VOPC_F64 <vopc<0x26, 0x66>, "v_cmp_ge_f64", COND_OGE>;
				85	defm V_CMP_O_F64 : VOPC_F64 <vopc<0x27, 0x67>, "v_cmp_o_f64", COND_O>;
				86	defm V_CMP_U_F64 : VOPC_F64 <vopc<0x28, 0x68>, "v_cmp_u_f64", COND_UO>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	87	defm V_CMP_NGE_F64 : VOPC_F64 <vopc<0x29, 0x69>, "v_cmp_nge_f64", COND_ULT, "v_cmp_nle_f64">;
Matt Arsenault	58d502f	2014-12-11 22:15:43 +0000	[diff] [blame]	88	defm V_CMP_NLG_F64 : VOPC_F64 <vopc<0x2a, 0x6a>, "v_cmp_nlg_f64", COND_UEQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	89	defm V_CMP_NGT_F64 : VOPC_F64 <vopc<0x2b, 0x6b>, "v_cmp_ngt_f64", COND_ULE, "v_cmp_nlt_f64">;
Matt Arsenault	8b989ef	2014-12-11 22:15:39 +0000	[diff] [blame]	90	defm V_CMP_NLE_F64 : VOPC_F64 <vopc<0x2c, 0x6c>, "v_cmp_nle_f64", COND_UGT>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	91	defm V_CMP_NEQ_F64 : VOPC_F64 <vopc<0x2d, 0x6d>, "v_cmp_neq_f64", COND_UNE>;
Matt Arsenault	8b989ef	2014-12-11 22:15:39 +0000	[diff] [blame]	92	defm V_CMP_NLT_F64 : VOPC_F64 <vopc<0x2e, 0x6e>, "v_cmp_nlt_f64", COND_UGE>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	93	defm V_CMP_TRU_F64 : VOPC_F64 <vopc<0x2f, 0x6f>, "v_cmp_tru_f64">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	94
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	95
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	96	defm V_CMPX_F_F64 : VOPCX_F64 <vopc<0x30, 0x70>, "v_cmpx_f_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	97	defm V_CMPX_LT_F64 : VOPCX_F64 <vopc<0x31, 0x71>, "v_cmpx_lt_f64", "v_cmpx_gt_f64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	98	defm V_CMPX_EQ_F64 : VOPCX_F64 <vopc<0x32, 0x72>, "v_cmpx_eq_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	99	defm V_CMPX_LE_F64 : VOPCX_F64 <vopc<0x33, 0x73>, "v_cmpx_le_f64", "v_cmpx_ge_f64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	100	defm V_CMPX_GT_F64 : VOPCX_F64 <vopc<0x34, 0x74>, "v_cmpx_gt_f64">;
				101	defm V_CMPX_LG_F64 : VOPCX_F64 <vopc<0x35, 0x75>, "v_cmpx_lg_f64">;
				102	defm V_CMPX_GE_F64 : VOPCX_F64 <vopc<0x36, 0x76>, "v_cmpx_ge_f64">;
				103	defm V_CMPX_O_F64 : VOPCX_F64 <vopc<0x37, 0x77>, "v_cmpx_o_f64">;
				104	defm V_CMPX_U_F64 : VOPCX_F64 <vopc<0x38, 0x78>, "v_cmpx_u_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	105	defm V_CMPX_NGE_F64 : VOPCX_F64 <vopc<0x39, 0x79>, "v_cmpx_nge_f64", "v_cmpx_nle_f64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	106	defm V_CMPX_NLG_F64 : VOPCX_F64 <vopc<0x3a, 0x7a>, "v_cmpx_nlg_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	107	defm V_CMPX_NGT_F64 : VOPCX_F64 <vopc<0x3b, 0x7b>, "v_cmpx_ngt_f64", "v_cmpx_nlt_f64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	108	defm V_CMPX_NLE_F64 : VOPCX_F64 <vopc<0x3c, 0x7c>, "v_cmpx_nle_f64">;
				109	defm V_CMPX_NEQ_F64 : VOPCX_F64 <vopc<0x3d, 0x7d>, "v_cmpx_neq_f64">;
				110	defm V_CMPX_NLT_F64 : VOPCX_F64 <vopc<0x3e, 0x7e>, "v_cmpx_nlt_f64">;
				111	defm V_CMPX_TRU_F64 : VOPCX_F64 <vopc<0x3f, 0x7f>, "v_cmpx_tru_f64">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	112
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	113
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	114	let SubtargetPredicate = isSICI in {
				115
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	116	defm V_CMPS_F_F32 : VOPC_F32 <vopc<0x40>, "v_cmps_f_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	117	defm V_CMPS_LT_F32 : VOPC_F32 <vopc<0x41>, "v_cmps_lt_f32", COND_NULL, "v_cmps_gt_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	118	defm V_CMPS_EQ_F32 : VOPC_F32 <vopc<0x42>, "v_cmps_eq_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	119	defm V_CMPS_LE_F32 : VOPC_F32 <vopc<0x43>, "v_cmps_le_f32", COND_NULL, "v_cmps_ge_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	120	defm V_CMPS_GT_F32 : VOPC_F32 <vopc<0x44>, "v_cmps_gt_f32">;
				121	defm V_CMPS_LG_F32 : VOPC_F32 <vopc<0x45>, "v_cmps_lg_f32">;
				122	defm V_CMPS_GE_F32 : VOPC_F32 <vopc<0x46>, "v_cmps_ge_f32">;
				123	defm V_CMPS_O_F32 : VOPC_F32 <vopc<0x47>, "v_cmps_o_f32">;
				124	defm V_CMPS_U_F32 : VOPC_F32 <vopc<0x48>, "v_cmps_u_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	125	defm V_CMPS_NGE_F32 : VOPC_F32 <vopc<0x49>, "v_cmps_nge_f32", COND_NULL, "v_cmps_nle_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	126	defm V_CMPS_NLG_F32 : VOPC_F32 <vopc<0x4a>, "v_cmps_nlg_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	127	defm V_CMPS_NGT_F32 : VOPC_F32 <vopc<0x4b>, "v_cmps_ngt_f32", COND_NULL, "v_cmps_nlt_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	128	defm V_CMPS_NLE_F32 : VOPC_F32 <vopc<0x4c>, "v_cmps_nle_f32">;
				129	defm V_CMPS_NEQ_F32 : VOPC_F32 <vopc<0x4d>, "v_cmps_neq_f32">;
				130	defm V_CMPS_NLT_F32 : VOPC_F32 <vopc<0x4e>, "v_cmps_nlt_f32">;
				131	defm V_CMPS_TRU_F32 : VOPC_F32 <vopc<0x4f>, "v_cmps_tru_f32">;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	132
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	133
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	134	defm V_CMPSX_F_F32 : VOPCX_F32 <vopc<0x50>, "v_cmpsx_f_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	135	defm V_CMPSX_LT_F32 : VOPCX_F32 <vopc<0x51>, "v_cmpsx_lt_f32", "v_cmpsx_gt_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	136	defm V_CMPSX_EQ_F32 : VOPCX_F32 <vopc<0x52>, "v_cmpsx_eq_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	137	defm V_CMPSX_LE_F32 : VOPCX_F32 <vopc<0x53>, "v_cmpsx_le_f32", "v_cmpsx_ge_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	138	defm V_CMPSX_GT_F32 : VOPCX_F32 <vopc<0x54>, "v_cmpsx_gt_f32">;
				139	defm V_CMPSX_LG_F32 : VOPCX_F32 <vopc<0x55>, "v_cmpsx_lg_f32">;
				140	defm V_CMPSX_GE_F32 : VOPCX_F32 <vopc<0x56>, "v_cmpsx_ge_f32">;
				141	defm V_CMPSX_O_F32 : VOPCX_F32 <vopc<0x57>, "v_cmpsx_o_f32">;
				142	defm V_CMPSX_U_F32 : VOPCX_F32 <vopc<0x58>, "v_cmpsx_u_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	143	defm V_CMPSX_NGE_F32 : VOPCX_F32 <vopc<0x59>, "v_cmpsx_nge_f32", "v_cmpsx_nle_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	144	defm V_CMPSX_NLG_F32 : VOPCX_F32 <vopc<0x5a>, "v_cmpsx_nlg_f32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	145	defm V_CMPSX_NGT_F32 : VOPCX_F32 <vopc<0x5b>, "v_cmpsx_ngt_f32", "v_cmpsx_nlt_f32">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	146	defm V_CMPSX_NLE_F32 : VOPCX_F32 <vopc<0x5c>, "v_cmpsx_nle_f32">;
				147	defm V_CMPSX_NEQ_F32 : VOPCX_F32 <vopc<0x5d>, "v_cmpsx_neq_f32">;
				148	defm V_CMPSX_NLT_F32 : VOPCX_F32 <vopc<0x5e>, "v_cmpsx_nlt_f32">;
				149	defm V_CMPSX_TRU_F32 : VOPCX_F32 <vopc<0x5f>, "v_cmpsx_tru_f32">;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	150
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	151
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	152	defm V_CMPS_F_F64 : VOPC_F64 <vopc<0x60>, "v_cmps_f_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	153	defm V_CMPS_LT_F64 : VOPC_F64 <vopc<0x61>, "v_cmps_lt_f64", COND_NULL, "v_cmps_gt_f64">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	154	defm V_CMPS_EQ_F64 : VOPC_F64 <vopc<0x62>, "v_cmps_eq_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	155	defm V_CMPS_LE_F64 : VOPC_F64 <vopc<0x63>, "v_cmps_le_f64", COND_NULL, "v_cmps_ge_f64">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	156	defm V_CMPS_GT_F64 : VOPC_F64 <vopc<0x64>, "v_cmps_gt_f64">;
				157	defm V_CMPS_LG_F64 : VOPC_F64 <vopc<0x65>, "v_cmps_lg_f64">;
				158	defm V_CMPS_GE_F64 : VOPC_F64 <vopc<0x66>, "v_cmps_ge_f64">;
				159	defm V_CMPS_O_F64 : VOPC_F64 <vopc<0x67>, "v_cmps_o_f64">;
				160	defm V_CMPS_U_F64 : VOPC_F64 <vopc<0x68>, "v_cmps_u_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	161	defm V_CMPS_NGE_F64 : VOPC_F64 <vopc<0x69>, "v_cmps_nge_f64", COND_NULL, "v_cmps_nle_f64">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	162	defm V_CMPS_NLG_F64 : VOPC_F64 <vopc<0x6a>, "v_cmps_nlg_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	163	defm V_CMPS_NGT_F64 : VOPC_F64 <vopc<0x6b>, "v_cmps_ngt_f64", COND_NULL, "v_cmps_nlt_f64">;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	164	defm V_CMPS_NLE_F64 : VOPC_F64 <vopc<0x6c>, "v_cmps_nle_f64">;
				165	defm V_CMPS_NEQ_F64 : VOPC_F64 <vopc<0x6d>, "v_cmps_neq_f64">;
				166	defm V_CMPS_NLT_F64 : VOPC_F64 <vopc<0x6e>, "v_cmps_nlt_f64">;
				167	defm V_CMPS_TRU_F64 : VOPC_F64 <vopc<0x6f>, "v_cmps_tru_f64">;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	168
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	169
Matt Arsenault	05b617f	2015-03-23 18:45:23 +0000	[diff] [blame]	170	defm V_CMPSX_F_F64 : VOPCX_F64 <vopc<0x70>, "v_cmpsx_f_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	171	defm V_CMPSX_LT_F64 : VOPCX_F64 <vopc<0x71>, "v_cmpsx_lt_f64", "v_cmpsx_gt_f64">;
Matt Arsenault	05b617f	2015-03-23 18:45:23 +0000	[diff] [blame]	172	defm V_CMPSX_EQ_F64 : VOPCX_F64 <vopc<0x72>, "v_cmpsx_eq_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	173	defm V_CMPSX_LE_F64 : VOPCX_F64 <vopc<0x73>, "v_cmpsx_le_f64", "v_cmpsx_ge_f64">;
Matt Arsenault	05b617f	2015-03-23 18:45:23 +0000	[diff] [blame]	174	defm V_CMPSX_GT_F64 : VOPCX_F64 <vopc<0x74>, "v_cmpsx_gt_f64">;
				175	defm V_CMPSX_LG_F64 : VOPCX_F64 <vopc<0x75>, "v_cmpsx_lg_f64">;
				176	defm V_CMPSX_GE_F64 : VOPCX_F64 <vopc<0x76>, "v_cmpsx_ge_f64">;
				177	defm V_CMPSX_O_F64 : VOPCX_F64 <vopc<0x77>, "v_cmpsx_o_f64">;
				178	defm V_CMPSX_U_F64 : VOPCX_F64 <vopc<0x78>, "v_cmpsx_u_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	179	defm V_CMPSX_NGE_F64 : VOPCX_F64 <vopc<0x79>, "v_cmpsx_nge_f64", "v_cmpsx_nle_f64">;
Matt Arsenault	05b617f	2015-03-23 18:45:23 +0000	[diff] [blame]	180	defm V_CMPSX_NLG_F64 : VOPCX_F64 <vopc<0x7a>, "v_cmpsx_nlg_f64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	181	defm V_CMPSX_NGT_F64 : VOPCX_F64 <vopc<0x7b>, "v_cmpsx_ngt_f64", "v_cmpsx_nlt_f64">;
Matt Arsenault	05b617f	2015-03-23 18:45:23 +0000	[diff] [blame]	182	defm V_CMPSX_NLE_F64 : VOPCX_F64 <vopc<0x7c>, "v_cmpsx_nle_f64">;
				183	defm V_CMPSX_NEQ_F64 : VOPCX_F64 <vopc<0x7d>, "v_cmpsx_neq_f64">;
				184	defm V_CMPSX_NLT_F64 : VOPCX_F64 <vopc<0x7e>, "v_cmpsx_nlt_f64">;
				185	defm V_CMPSX_TRU_F64 : VOPCX_F64 <vopc<0x7f>, "v_cmpsx_tru_f64">;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	186
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	187	} // End SubtargetPredicate = isSICI
				188
				189	defm V_CMP_F_I32 : VOPC_I32 <vopc<0x80, 0xc0>, "v_cmp_f_i32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	190	defm V_CMP_LT_I32 : VOPC_I32 <vopc<0x81, 0xc1>, "v_cmp_lt_i32", COND_SLT, "v_cmp_gt_i32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	191	defm V_CMP_EQ_I32 : VOPC_I32 <vopc<0x82, 0xc2>, "v_cmp_eq_i32", COND_EQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	192	defm V_CMP_LE_I32 : VOPC_I32 <vopc<0x83, 0xc3>, "v_cmp_le_i32", COND_SLE, "v_cmp_ge_i32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	193	defm V_CMP_GT_I32 : VOPC_I32 <vopc<0x84, 0xc4>, "v_cmp_gt_i32", COND_SGT>;
				194	defm V_CMP_NE_I32 : VOPC_I32 <vopc<0x85, 0xc5>, "v_cmp_ne_i32", COND_NE>;
				195	defm V_CMP_GE_I32 : VOPC_I32 <vopc<0x86, 0xc6>, "v_cmp_ge_i32", COND_SGE>;
				196	defm V_CMP_T_I32 : VOPC_I32 <vopc<0x87, 0xc7>, "v_cmp_t_i32">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	197
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	198
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	199	defm V_CMPX_F_I32 : VOPCX_I32 <vopc<0x90, 0xd0>, "v_cmpx_f_i32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	200	defm V_CMPX_LT_I32 : VOPCX_I32 <vopc<0x91, 0xd1>, "v_cmpx_lt_i32", "v_cmpx_gt_i32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	201	defm V_CMPX_EQ_I32 : VOPCX_I32 <vopc<0x92, 0xd2>, "v_cmpx_eq_i32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	202	defm V_CMPX_LE_I32 : VOPCX_I32 <vopc<0x93, 0xd3>, "v_cmpx_le_i32", "v_cmpx_ge_i32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	203	defm V_CMPX_GT_I32 : VOPCX_I32 <vopc<0x94, 0xd4>, "v_cmpx_gt_i32">;
				204	defm V_CMPX_NE_I32 : VOPCX_I32 <vopc<0x95, 0xd5>, "v_cmpx_ne_i32">;
				205	defm V_CMPX_GE_I32 : VOPCX_I32 <vopc<0x96, 0xd6>, "v_cmpx_ge_i32">;
				206	defm V_CMPX_T_I32 : VOPCX_I32 <vopc<0x97, 0xd7>, "v_cmpx_t_i32">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	207
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	208
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	209	defm V_CMP_F_I64 : VOPC_I64 <vopc<0xa0, 0xe0>, "v_cmp_f_i64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	210	defm V_CMP_LT_I64 : VOPC_I64 <vopc<0xa1, 0xe1>, "v_cmp_lt_i64", COND_SLT, "v_cmp_gt_i64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	211	defm V_CMP_EQ_I64 : VOPC_I64 <vopc<0xa2, 0xe2>, "v_cmp_eq_i64", COND_EQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	212	defm V_CMP_LE_I64 : VOPC_I64 <vopc<0xa3, 0xe3>, "v_cmp_le_i64", COND_SLE, "v_cmp_ge_i64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	213	defm V_CMP_GT_I64 : VOPC_I64 <vopc<0xa4, 0xe4>, "v_cmp_gt_i64", COND_SGT>;
				214	defm V_CMP_NE_I64 : VOPC_I64 <vopc<0xa5, 0xe5>, "v_cmp_ne_i64", COND_NE>;
				215	defm V_CMP_GE_I64 : VOPC_I64 <vopc<0xa6, 0xe6>, "v_cmp_ge_i64", COND_SGE>;
				216	defm V_CMP_T_I64 : VOPC_I64 <vopc<0xa7, 0xe7>, "v_cmp_t_i64">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	217
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	218
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	219	defm V_CMPX_F_I64 : VOPCX_I64 <vopc<0xb0, 0xf0>, "v_cmpx_f_i64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	220	defm V_CMPX_LT_I64 : VOPCX_I64 <vopc<0xb1, 0xf1>, "v_cmpx_lt_i64", "v_cmpx_gt_i64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	221	defm V_CMPX_EQ_I64 : VOPCX_I64 <vopc<0xb2, 0xf2>, "v_cmpx_eq_i64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	222	defm V_CMPX_LE_I64 : VOPCX_I64 <vopc<0xb3, 0xf3>, "v_cmpx_le_i64", "v_cmpx_ge_i64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	223	defm V_CMPX_GT_I64 : VOPCX_I64 <vopc<0xb4, 0xf4>, "v_cmpx_gt_i64">;
				224	defm V_CMPX_NE_I64 : VOPCX_I64 <vopc<0xb5, 0xf5>, "v_cmpx_ne_i64">;
				225	defm V_CMPX_GE_I64 : VOPCX_I64 <vopc<0xb6, 0xf6>, "v_cmpx_ge_i64">;
				226	defm V_CMPX_T_I64 : VOPCX_I64 <vopc<0xb7, 0xf7>, "v_cmpx_t_i64">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	227
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	228
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	229	defm V_CMP_F_U32 : VOPC_I32 <vopc<0xc0, 0xc8>, "v_cmp_f_u32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	230	defm V_CMP_LT_U32 : VOPC_I32 <vopc<0xc1, 0xc9>, "v_cmp_lt_u32", COND_ULT, "v_cmp_gt_u32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	231	defm V_CMP_EQ_U32 : VOPC_I32 <vopc<0xc2, 0xca>, "v_cmp_eq_u32", COND_EQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	232	defm V_CMP_LE_U32 : VOPC_I32 <vopc<0xc3, 0xcb>, "v_cmp_le_u32", COND_ULE, "v_cmp_ge_u32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	233	defm V_CMP_GT_U32 : VOPC_I32 <vopc<0xc4, 0xcc>, "v_cmp_gt_u32", COND_UGT>;
				234	defm V_CMP_NE_U32 : VOPC_I32 <vopc<0xc5, 0xcd>, "v_cmp_ne_u32", COND_NE>;
				235	defm V_CMP_GE_U32 : VOPC_I32 <vopc<0xc6, 0xce>, "v_cmp_ge_u32", COND_UGE>;
				236	defm V_CMP_T_U32 : VOPC_I32 <vopc<0xc7, 0xcf>, "v_cmp_t_u32">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	237
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	238
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	239	defm V_CMPX_F_U32 : VOPCX_I32 <vopc<0xd0, 0xd8>, "v_cmpx_f_u32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	240	defm V_CMPX_LT_U32 : VOPCX_I32 <vopc<0xd1, 0xd9>, "v_cmpx_lt_u32", "v_cmpx_gt_u32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	241	defm V_CMPX_EQ_U32 : VOPCX_I32 <vopc<0xd2, 0xda>, "v_cmpx_eq_u32">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	242	defm V_CMPX_LE_U32 : VOPCX_I32 <vopc<0xd3, 0xdb>, "v_cmpx_le_u32", "v_cmpx_le_u32">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	243	defm V_CMPX_GT_U32 : VOPCX_I32 <vopc<0xd4, 0xdc>, "v_cmpx_gt_u32">;
				244	defm V_CMPX_NE_U32 : VOPCX_I32 <vopc<0xd5, 0xdd>, "v_cmpx_ne_u32">;
				245	defm V_CMPX_GE_U32 : VOPCX_I32 <vopc<0xd6, 0xde>, "v_cmpx_ge_u32">;
				246	defm V_CMPX_T_U32 : VOPCX_I32 <vopc<0xd7, 0xdf>, "v_cmpx_t_u32">;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	247
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	248
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	249	defm V_CMP_F_U64 : VOPC_I64 <vopc<0xe0, 0xe8>, "v_cmp_f_u64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	250	defm V_CMP_LT_U64 : VOPC_I64 <vopc<0xe1, 0xe9>, "v_cmp_lt_u64", COND_ULT, "v_cmp_gt_u64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	251	defm V_CMP_EQ_U64 : VOPC_I64 <vopc<0xe2, 0xea>, "v_cmp_eq_u64", COND_EQ>;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	252	defm V_CMP_LE_U64 : VOPC_I64 <vopc<0xe3, 0xeb>, "v_cmp_le_u64", COND_ULE, "v_cmp_ge_u64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	253	defm V_CMP_GT_U64 : VOPC_I64 <vopc<0xe4, 0xec>, "v_cmp_gt_u64", COND_UGT>;
				254	defm V_CMP_NE_U64 : VOPC_I64 <vopc<0xe5, 0xed>, "v_cmp_ne_u64", COND_NE>;
				255	defm V_CMP_GE_U64 : VOPC_I64 <vopc<0xe6, 0xee>, "v_cmp_ge_u64", COND_UGE>;
				256	defm V_CMP_T_U64 : VOPC_I64 <vopc<0xe7, 0xef>, "v_cmp_t_u64">;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	257
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	258	defm V_CMPX_F_U64 : VOPCX_I64 <vopc<0xf0, 0xf8>, "v_cmpx_f_u64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	259	defm V_CMPX_LT_U64 : VOPCX_I64 <vopc<0xf1, 0xf9>, "v_cmpx_lt_u64", "v_cmpx_gt_u64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	260	defm V_CMPX_EQ_U64 : VOPCX_I64 <vopc<0xf2, 0xfa>, "v_cmpx_eq_u64">;
Matt Arsenault	f5b2cd8	2015-03-23 18:45:30 +0000	[diff] [blame]	261	defm V_CMPX_LE_U64 : VOPCX_I64 <vopc<0xf3, 0xfb>, "v_cmpx_le_u64", "v_cmpx_ge_u64">;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	262	defm V_CMPX_GT_U64 : VOPCX_I64 <vopc<0xf4, 0xfc>, "v_cmpx_gt_u64">;
				263	defm V_CMPX_NE_U64 : VOPCX_I64 <vopc<0xf5, 0xfd>, "v_cmpx_ne_u64">;
				264	defm V_CMPX_GE_U64 : VOPCX_I64 <vopc<0xf6, 0xfe>, "v_cmpx_ge_u64">;
				265	defm V_CMPX_T_U64 : VOPCX_I64 <vopc<0xf7, 0xff>, "v_cmpx_t_u64">;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	266
Matt Arsenault	0943b0e	2015-03-23 18:45:38 +0000	[diff] [blame]	267	} // End isCompare = 1, isCommutable = 1
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	268
Matt Arsenault	4831ce5	2015-01-06 23:00:37 +0000	[diff] [blame]	269	defm V_CMP_CLASS_F32 : VOPC_CLASS_F32 <vopc<0x88, 0x10>, "v_cmp_class_f32">;
Matt Arsenault	4831ce5	2015-01-06 23:00:37 +0000	[diff] [blame]	270	defm V_CMPX_CLASS_F32 : VOPCX_CLASS_F32 <vopc<0x98, 0x11>, "v_cmpx_class_f32">;
Matt Arsenault	4831ce5	2015-01-06 23:00:37 +0000	[diff] [blame]	271	defm V_CMP_CLASS_F64 : VOPC_CLASS_F64 <vopc<0xa8, 0x12>, "v_cmp_class_f64">;
Matt Arsenault	4831ce5	2015-01-06 23:00:37 +0000	[diff] [blame]	272	defm V_CMPX_CLASS_F64 : VOPCX_CLASS_F64 <vopc<0xb8, 0x13>, "v_cmpx_class_f64">;
Matt Arsenault	42f39e1	2015-03-23 18:45:35 +0000	[diff] [blame]	273
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	274	//===----------------------------------------------------------------------===//
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	275	// MUBUF Instructions
				276	//===----------------------------------------------------------------------===//
Matt Arsenault	dd78b80	2014-03-19 22:19:56 +0000	[diff] [blame]	277
Tom Stellard	aec94b3	2015-02-27 14:59:46 +0000	[diff] [blame]	278	defm BUFFER_LOAD_FORMAT_X : MUBUF_Load_Helper <
				279	mubuf<0x00>, "buffer_load_format_x", VGPR_32
				280	>;
				281	defm BUFFER_LOAD_FORMAT_XY : MUBUF_Load_Helper <
				282	mubuf<0x01>, "buffer_load_format_xy", VReg_64
				283	>;
				284	defm BUFFER_LOAD_FORMAT_XYZ : MUBUF_Load_Helper <
				285	mubuf<0x02>, "buffer_load_format_xyz", VReg_96
				286	>;
				287	defm BUFFER_LOAD_FORMAT_XYZW : MUBUF_Load_Helper <
				288	mubuf<0x03>, "buffer_load_format_xyzw", VReg_128
				289	>;
Nicolai Haehnle	b48275f	2016-04-19 21:58:33 +0000	[diff] [blame]	290	defm BUFFER_STORE_FORMAT_X : MUBUF_Store_Helper <
				291	mubuf<0x04>, "buffer_store_format_x", VGPR_32
				292	>;
				293	defm BUFFER_STORE_FORMAT_XY : MUBUF_Store_Helper <
				294	mubuf<0x05>, "buffer_store_format_xy", VReg_64
				295	>;
				296	defm BUFFER_STORE_FORMAT_XYZ : MUBUF_Store_Helper <
				297	mubuf<0x06>, "buffer_store_format_xyz", VReg_96
				298	>;
				299	defm BUFFER_STORE_FORMAT_XYZW : MUBUF_Store_Helper <
				300	mubuf<0x07>, "buffer_store_format_xyzw", VReg_128
				301	>;
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	302	defm BUFFER_LOAD_UBYTE : MUBUF_Load_Helper <
Tom Stellard	17a0ec54	2016-07-04 20:41:48 +0000	[diff] [blame]	303	mubuf<0x08, 0x10>, "buffer_load_ubyte", VGPR_32, i32, mubuf_az_extloadi8
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	304	>;
				305	defm BUFFER_LOAD_SBYTE : MUBUF_Load_Helper <
Tom Stellard	17a0ec54	2016-07-04 20:41:48 +0000	[diff] [blame]	306	mubuf<0x09, 0x11>, "buffer_load_sbyte", VGPR_32, i32, mubuf_sextloadi8
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	307	>;
				308	defm BUFFER_LOAD_USHORT : MUBUF_Load_Helper <
Tom Stellard	17a0ec54	2016-07-04 20:41:48 +0000	[diff] [blame]	309	mubuf<0x0a, 0x12>, "buffer_load_ushort", VGPR_32, i32, mubuf_az_extloadi16
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	310	>;
				311	defm BUFFER_LOAD_SSHORT : MUBUF_Load_Helper <
Tom Stellard	17a0ec54	2016-07-04 20:41:48 +0000	[diff] [blame]	312	mubuf<0x0b, 0x13>, "buffer_load_sshort", VGPR_32, i32, mubuf_sextloadi16
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	313	>;
				314	defm BUFFER_LOAD_DWORD : MUBUF_Load_Helper <
Tom Stellard	a6f24c6	2015-12-15 20:55:55 +0000	[diff] [blame]	315	mubuf<0x0c, 0x14>, "buffer_load_dword", VGPR_32, i32, mubuf_load
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	316	>;
				317	defm BUFFER_LOAD_DWORDX2 : MUBUF_Load_Helper <
Tom Stellard	a6f24c6	2015-12-15 20:55:55 +0000	[diff] [blame]	318	mubuf<0x0d, 0x15>, "buffer_load_dwordx2", VReg_64, v2i32, mubuf_load
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	319	>;
				320	defm BUFFER_LOAD_DWORDX4 : MUBUF_Load_Helper <
Tom Stellard	a6f24c6	2015-12-15 20:55:55 +0000	[diff] [blame]	321	mubuf<0x0e, 0x17>, "buffer_load_dwordx4", VReg_128, v4i32, mubuf_load
Tom Stellard	7c1838d	2014-07-02 20:53:56 +0000	[diff] [blame]	322	>;
Tom Stellard	d3ee8c1	2013-08-16 01:12:06 +0000	[diff] [blame]	323
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	324	defm BUFFER_STORE_BYTE : MUBUF_Store_Helper <
Marek Olsak	ee98b11	2015-01-27 17:24:58 +0000	[diff] [blame]	325	mubuf<0x18>, "buffer_store_byte", VGPR_32, i32, truncstorei8_global
Tom Stellard	d3ee8c1	2013-08-16 01:12:06 +0000	[diff] [blame]	326	>;
				327
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	328	defm BUFFER_STORE_SHORT : MUBUF_Store_Helper <
Marek Olsak	ee98b11	2015-01-27 17:24:58 +0000	[diff] [blame]	329	mubuf<0x1a>, "buffer_store_short", VGPR_32, i32, truncstorei16_global
Tom Stellard	d3ee8c1	2013-08-16 01:12:06 +0000	[diff] [blame]	330	>;
Tom Stellard	754f80f	2013-04-05 23:31:51 +0000	[diff] [blame]	331
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	332	defm BUFFER_STORE_DWORD : MUBUF_Store_Helper <
Marek Olsak	ee98b11	2015-01-27 17:24:58 +0000	[diff] [blame]	333	mubuf<0x1c>, "buffer_store_dword", VGPR_32, i32, global_store
Tom Stellard	754f80f	2013-04-05 23:31:51 +0000	[diff] [blame]	334	>;
				335
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	336	defm BUFFER_STORE_DWORDX2 : MUBUF_Store_Helper <
Marek Olsak	ee98b11	2015-01-27 17:24:58 +0000	[diff] [blame]	337	mubuf<0x1d>, "buffer_store_dwordx2", VReg_64, v2i32, global_store
Tom Stellard	754f80f	2013-04-05 23:31:51 +0000	[diff] [blame]	338	>;
Tom Stellard	556d9aa	2013-06-03 17:39:37 +0000	[diff] [blame]	339
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	340	defm BUFFER_STORE_DWORDX4 : MUBUF_Store_Helper <
Marek Olsak	ee98b11	2015-01-27 17:24:58 +0000	[diff] [blame]	341	mubuf<0x1e, 0x1f>, "buffer_store_dwordx4", VReg_128, v4i32, global_store
Tom Stellard	556d9aa	2013-06-03 17:39:37 +0000	[diff] [blame]	342	>;
Marek Olsak	ee98b11	2015-01-27 17:24:58 +0000	[diff] [blame]	343
Aaron Watry	8114437	2014-10-17 23:33:03 +0000	[diff] [blame]	344	defm BUFFER_ATOMIC_SWAP : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	345	mubuf<0x30, 0x40>, "buffer_atomic_swap", VGPR_32, i32, atomic_swap_global
Aaron Watry	8114437	2014-10-17 23:33:03 +0000	[diff] [blame]	346	>;
Nicolai Haehnle	ad63638	2016-03-18 16:24:31 +0000	[diff] [blame]	347	defm BUFFER_ATOMIC_CMPSWAP : MUBUF_Atomic <
				348	mubuf<0x31, 0x41>, "buffer_atomic_cmpswap", VReg_64, v2i32, null_frag
				349	>;
Tom Stellard	7980fc8	2014-09-25 18:30:26 +0000	[diff] [blame]	350	defm BUFFER_ATOMIC_ADD : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	351	mubuf<0x32, 0x42>, "buffer_atomic_add", VGPR_32, i32, atomic_add_global
Tom Stellard	7980fc8	2014-09-25 18:30:26 +0000	[diff] [blame]	352	>;
Aaron Watry	328f1ba	2014-10-17 23:32:52 +0000	[diff] [blame]	353	defm BUFFER_ATOMIC_SUB : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	354	mubuf<0x33, 0x43>, "buffer_atomic_sub", VGPR_32, i32, atomic_sub_global
Aaron Watry	328f1ba	2014-10-17 23:32:52 +0000	[diff] [blame]	355	>;
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	356	//def BUFFER_ATOMIC_RSUB : MUBUF_ <mubuf<0x34>, "buffer_atomic_rsub", []>; // isn't on CI & VI
Aaron Watry	58c9992	2014-10-17 23:32:57 +0000	[diff] [blame]	357	defm BUFFER_ATOMIC_SMIN : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	358	mubuf<0x35, 0x44>, "buffer_atomic_smin", VGPR_32, i32, atomic_min_global
Aaron Watry	58c9992	2014-10-17 23:32:57 +0000	[diff] [blame]	359	>;
				360	defm BUFFER_ATOMIC_UMIN : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	361	mubuf<0x36, 0x45>, "buffer_atomic_umin", VGPR_32, i32, atomic_umin_global
Aaron Watry	58c9992	2014-10-17 23:32:57 +0000	[diff] [blame]	362	>;
Aaron Watry	29f295d	2014-10-17 23:32:56 +0000	[diff] [blame]	363	defm BUFFER_ATOMIC_SMAX : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	364	mubuf<0x37, 0x46>, "buffer_atomic_smax", VGPR_32, i32, atomic_max_global
Aaron Watry	29f295d	2014-10-17 23:32:56 +0000	[diff] [blame]	365	>;
				366	defm BUFFER_ATOMIC_UMAX : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	367	mubuf<0x38, 0x47>, "buffer_atomic_umax", VGPR_32, i32, atomic_umax_global
Aaron Watry	29f295d	2014-10-17 23:32:56 +0000	[diff] [blame]	368	>;
Aaron Watry	6212780	2014-10-17 23:32:54 +0000	[diff] [blame]	369	defm BUFFER_ATOMIC_AND : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	370	mubuf<0x39, 0x48>, "buffer_atomic_and", VGPR_32, i32, atomic_and_global
Aaron Watry	6212780	2014-10-17 23:32:54 +0000	[diff] [blame]	371	>;
Aaron Watry	8a911e6	2014-10-17 23:32:59 +0000	[diff] [blame]	372	defm BUFFER_ATOMIC_OR : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	373	mubuf<0x3a, 0x49>, "buffer_atomic_or", VGPR_32, i32, atomic_or_global
Aaron Watry	8a911e6	2014-10-17 23:32:59 +0000	[diff] [blame]	374	>;
Aaron Watry	d672ee2	2014-10-17 23:33:01 +0000	[diff] [blame]	375	defm BUFFER_ATOMIC_XOR : MUBUF_Atomic <
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	376	mubuf<0x3b, 0x4a>, "buffer_atomic_xor", VGPR_32, i32, atomic_xor_global
Aaron Watry	d672ee2	2014-10-17 23:33:01 +0000	[diff] [blame]	377	>;
Matt Arsenault	a9dbdca	2016-04-12 14:05:04 +0000	[diff] [blame]	378	defm BUFFER_ATOMIC_INC : MUBUF_Atomic <
				379	mubuf<0x3c, 0x4b>, "buffer_atomic_inc", VGPR_32, i32, atomic_inc_global
				380	>;
				381	defm BUFFER_ATOMIC_DEC : MUBUF_Atomic <
				382	mubuf<0x3d, 0x4c>, "buffer_atomic_dec", VGPR_32, i32, atomic_dec_global
				383	>;
				384
Matt Arsenault	64fa2f4	2016-04-12 14:05:11 +0000	[diff] [blame]	385	//def BUFFER_ATOMIC_FCMPSWAP : MUBUF_Atomic <mubuf<0x3e>, "buffer_atomic_fcmpswap", []>; // isn't on VI
				386	//def BUFFER_ATOMIC_FMIN : MUBUF_Atomic <mubuf<0x3f>, "buffer_atomic_fmin", []>; // isn't on VI
				387	//def BUFFER_ATOMIC_FMAX : MUBUF_Atomic <mubuf<0x40>, "buffer_atomic_fmax", []>; // isn't on VI
				388	defm BUFFER_ATOMIC_SWAP_X2 : MUBUF_Atomic <
				389	mubuf<0x50, 0x60>, "buffer_atomic_swap_x2", VReg_64, i64, atomic_swap_global
				390	>;
Tom Stellard	354a43c	2016-04-01 18:27:37 +0000	[diff] [blame]	391	defm BUFFER_ATOMIC_CMPSWAP_X2 : MUBUF_Atomic <
				392	mubuf<0x51, 0x61>, "buffer_atomic_cmpswap_x2", VReg_128, v2i64, null_frag
				393	>;
Matt Arsenault	64fa2f4	2016-04-12 14:05:11 +0000	[diff] [blame]	394	defm BUFFER_ATOMIC_ADD_X2 : MUBUF_Atomic <
				395	mubuf<0x52, 0x62>, "buffer_atomic_add_x2", VReg_64, i64, atomic_add_global
				396	>;
				397	defm BUFFER_ATOMIC_SUB_X2 : MUBUF_Atomic <
				398	mubuf<0x53, 0x63>, "buffer_atomic_sub_x2", VReg_64, i64, atomic_sub_global
				399	>;
				400	//defm BUFFER_ATOMIC_RSUB_X2 : MUBUF_Atomic <mubuf<0x54>, "buffer_atomic_rsub_x2", []>; // isn't on CI & VI
				401	defm BUFFER_ATOMIC_SMIN_X2 : MUBUF_Atomic <
				402	mubuf<0x55, 0x64>, "buffer_atomic_smin_x2", VReg_64, i64, atomic_min_global
				403	>;
				404	defm BUFFER_ATOMIC_UMIN_X2 : MUBUF_Atomic <
				405	mubuf<0x56, 0x65>, "buffer_atomic_umin_x2", VReg_64, i64, atomic_umin_global
				406	>;
				407	defm BUFFER_ATOMIC_SMAX_X2 : MUBUF_Atomic <
				408	mubuf<0x57, 0x66>, "buffer_atomic_smax_x2", VReg_64, i64, atomic_max_global
				409	>;
				410	defm BUFFER_ATOMIC_UMAX_X2 : MUBUF_Atomic <
				411	mubuf<0x58, 0x67>, "buffer_atomic_umax_x2", VReg_64, i64, atomic_umax_global
				412	>;
				413	defm BUFFER_ATOMIC_AND_X2 : MUBUF_Atomic <
				414	mubuf<0x59, 0x68>, "buffer_atomic_and_x2", VReg_64, i64, atomic_and_global
				415	>;
				416	defm BUFFER_ATOMIC_OR_X2 : MUBUF_Atomic <
				417	mubuf<0x5a, 0x69>, "buffer_atomic_or_x2", VReg_64, i64, atomic_or_global
				418	>;
				419	defm BUFFER_ATOMIC_XOR_X2 : MUBUF_Atomic <
				420	mubuf<0x5b, 0x6a>, "buffer_atomic_xor_x2", VReg_64, i64, atomic_xor_global
				421	>;
Matt Arsenault	a9dbdca	2016-04-12 14:05:04 +0000	[diff] [blame]	422	defm BUFFER_ATOMIC_INC_X2 : MUBUF_Atomic <
				423	mubuf<0x5c, 0x6b>, "buffer_atomic_inc_x2", VReg_64, i64, atomic_inc_global
				424	>;
				425	defm BUFFER_ATOMIC_DEC_X2 : MUBUF_Atomic <
				426	mubuf<0x5d, 0x6c>, "buffer_atomic_dec_x2", VReg_64, i64, atomic_dec_global
				427	>;
Marek Olsak	19d9e1f	2015-01-27 17:25:02 +0000	[diff] [blame]	428	//def BUFFER_ATOMIC_FCMPSWAP_X2 : MUBUF_X2 <mubuf<0x5e>, "buffer_atomic_fcmpswap_x2", []>; // isn't on VI
				429	//def BUFFER_ATOMIC_FMIN_X2 : MUBUF_X2 <mubuf<0x5f>, "buffer_atomic_fmin_x2", []>; // isn't on VI
				430	//def BUFFER_ATOMIC_FMAX_X2 : MUBUF_X2 <mubuf<0x60>, "buffer_atomic_fmax_x2", []>; // isn't on VI
Matt Arsenault	d6adfb4	2015-09-24 19:52:21 +0000	[diff] [blame]	431
Tom Stellard	e1818af	2016-02-18 03:42:32 +0000	[diff] [blame]	432	let SubtargetPredicate = isSI, DisableVIDecoder = 1 in {
Matt Arsenault	d6adfb4	2015-09-24 19:52:21 +0000	[diff] [blame]	433	defm BUFFER_WBINVL1_SC : MUBUF_Invalidate <mubuf<0x70>, "buffer_wbinvl1_sc", int_amdgcn_buffer_wbinvl1_sc>; // isn't on CI & VI
				434	}
				435
				436	defm BUFFER_WBINVL1 : MUBUF_Invalidate <mubuf<0x71, 0x3e>, "buffer_wbinvl1", int_amdgcn_buffer_wbinvl1>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	437
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	438	//===----------------------------------------------------------------------===//
				439	// MTBUF Instructions
				440	//===----------------------------------------------------------------------===//
				441
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	442	//def TBUFFER_LOAD_FORMAT_X : MTBUF_ <0x00000000, "tbuffer_load_format_x", []>;
				443	//def TBUFFER_LOAD_FORMAT_XY : MTBUF_ <0x00000001, "tbuffer_load_format_xy", []>;
				444	//def TBUFFER_LOAD_FORMAT_XYZ : MTBUF_ <0x00000002, "tbuffer_load_format_xyz", []>;
				445	defm TBUFFER_LOAD_FORMAT_XYZW : MTBUF_Load_Helper <0x00000003, "tbuffer_load_format_xyzw", VReg_128>;
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	446	defm TBUFFER_STORE_FORMAT_X : MTBUF_Store_Helper <0x00000004, "tbuffer_store_format_x", VGPR_32>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	447	defm TBUFFER_STORE_FORMAT_XY : MTBUF_Store_Helper <0x00000005, "tbuffer_store_format_xy", VReg_64>;
				448	defm TBUFFER_STORE_FORMAT_XYZ : MTBUF_Store_Helper <0x00000006, "tbuffer_store_format_xyz", VReg_128>;
				449	defm TBUFFER_STORE_FORMAT_XYZW : MTBUF_Store_Helper <0x00000007, "tbuffer_store_format_xyzw", VReg_128>;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	450
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	451	//===----------------------------------------------------------------------===//
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	452	// VOP1 Instructions
				453	//===----------------------------------------------------------------------===//
				454
Tom Stellard	88e0b25	2015-10-06 15:57:53 +0000	[diff] [blame]	455	let vdst = 0, src0 = 0, VOPAsmPrefer32Bit = 1 in {
				456	defm V_NOP : VOP1Inst <vop1<0x0>, "v_nop", VOP_NONE>;
Tom Stellard	c34c37a	2015-02-18 16:08:15 +0000	[diff] [blame]	457	}
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	458
Matthias Braun	e1a6741	2015-04-24 00:25:50 +0000	[diff] [blame]	459	let isMoveImm = 1, isReMaterializable = 1, isAsCheapAsAMove = 1 in {
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	460	defm V_MOV_B32 : VOP1Inst <vop1<0x1>, "v_mov_b32", VOP_I32_I32>;
Matt Arsenault	f273370	2014-07-30 03:18:57 +0000	[diff] [blame]	461	} // End isMoveImm = 1
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	462
Tom Stellard	fbe435d	2014-03-17 17:03:51 +0000	[diff] [blame]	463	let Uses = [EXEC] in {
				464
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	465	// FIXME: Specify SchedRW for READFIRSTLANE_B32
				466
Tom Stellard	fbe435d	2014-03-17 17:03:51 +0000	[diff] [blame]	467	def V_READFIRSTLANE_B32 : VOP1 <
				468	0x00000002,
				469	(outs SReg_32:$vdst),
Changpeng Fang	75f0968	2016-08-24 20:35:23 +0000	[diff] [blame]	470	(ins VGPR_32:$src0),
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	471	"v_readfirstlane_b32 $vdst, $src0",
Changpeng Fang	75f0968	2016-08-24 20:35:23 +0000	[diff] [blame]	472	[(set i32:$vdst, (int_amdgcn_readfirstlane i32:$src0))]
Matt Arsenault	4234542	2016-05-11 00:32:31 +0000	[diff] [blame]	473	> {
				474	let isConvergent = 1;
				475	}
Tom Stellard	fbe435d	2014-03-17 17:03:51 +0000	[diff] [blame]	476
				477	}
				478
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	479	let SchedRW = [WriteQuarterRate32] in {
				480
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	481	defm V_CVT_I32_F64 : VOP1Inst <vop1<0x3>, "v_cvt_i32_f64",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	482	VOP_I32_F64, fp_to_sint
Niels Ole Salscheider	4715d88	2013-08-08 16:06:08 +0000	[diff] [blame]	483	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	484	defm V_CVT_F64_I32 : VOP1Inst <vop1<0x4>, "v_cvt_f64_i32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	485	VOP_F64_I32, sint_to_fp
Niels Ole Salscheider	4715d88	2013-08-08 16:06:08 +0000	[diff] [blame]	486	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	487	defm V_CVT_F32_I32 : VOP1Inst <vop1<0x5>, "v_cvt_f32_i32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	488	VOP_F32_I32, sint_to_fp
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	489	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	490	defm V_CVT_F32_U32 : VOP1Inst <vop1<0x6>, "v_cvt_f32_u32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	491	VOP_F32_I32, uint_to_fp
Tom Stellard	c932d73	2013-05-06 23:02:07 +0000	[diff] [blame]	492	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	493	defm V_CVT_U32_F32 : VOP1Inst <vop1<0x7>, "v_cvt_u32_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	494	VOP_I32_F32, fp_to_uint
Tom Stellard	73c31d5	2013-08-14 22:21:57 +0000	[diff] [blame]	495	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	496	defm V_CVT_I32_F32 : VOP1Inst <vop1<0x8>, "v_cvt_i32_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	497	VOP_I32_F32, fp_to_sint
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	498	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	499	defm V_CVT_F16_F32 : VOP1Inst <vop1<0xa>, "v_cvt_f16_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	500	VOP_I32_F32, fp_to_f16
Matt Arsenault	b0df925	2014-07-10 03:22:20 +0000	[diff] [blame]	501	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	502	defm V_CVT_F32_F16 : VOP1Inst <vop1<0xb>, "v_cvt_f32_f16",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	503	VOP_F32_I32, f16_to_fp
Matt Arsenault	b0df925	2014-07-10 03:22:20 +0000	[diff] [blame]	504	>;
Matt Arsenault	eeb2a7e	2015-01-15 23:58:35 +0000	[diff] [blame]	505	defm V_CVT_RPI_I32_F32 : VOP1Inst <vop1<0xc>, "v_cvt_rpi_i32_f32",
				506	VOP_I32_F32, cvt_rpi_i32_f32>;
				507	defm V_CVT_FLR_I32_F32 : VOP1Inst <vop1<0xd>, "v_cvt_flr_i32_f32",
				508	VOP_I32_F32, cvt_flr_i32_f32>;
Tom Stellard	c34c37a	2015-02-18 16:08:15 +0000	[diff] [blame]	509	defm V_CVT_OFF_F32_I4 : VOP1Inst <vop1<0x0e>, "v_cvt_off_f32_i4", VOP_F32_I32>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	510	defm V_CVT_F32_F64 : VOP1Inst <vop1<0xf>, "v_cvt_f32_f64",
Michael Kuperstein	2bc3d4d	2016-08-18 20:08:15 +0000	[diff] [blame]	511	VOP_F32_F64, fpround
Niels Ole Salscheider	719fbc9	2013-08-08 16:06:15 +0000	[diff] [blame]	512	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	513	defm V_CVT_F64_F32 : VOP1Inst <vop1<0x10>, "v_cvt_f64_f32",
Michael Kuperstein	2bc3d4d	2016-08-18 20:08:15 +0000	[diff] [blame]	514	VOP_F64_F32, fpextend
Niels Ole Salscheider	719fbc9	2013-08-08 16:06:15 +0000	[diff] [blame]	515	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	516	defm V_CVT_F32_UBYTE0 : VOP1Inst <vop1<0x11>, "v_cvt_f32_ubyte0",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	517	VOP_F32_I32, AMDGPUcvt_f32_ubyte0
Matt Arsenault	364a674	2014-06-11 17:50:44 +0000	[diff] [blame]	518	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	519	defm V_CVT_F32_UBYTE1 : VOP1Inst <vop1<0x12>, "v_cvt_f32_ubyte1",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	520	VOP_F32_I32, AMDGPUcvt_f32_ubyte1
Matt Arsenault	364a674	2014-06-11 17:50:44 +0000	[diff] [blame]	521	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	522	defm V_CVT_F32_UBYTE2 : VOP1Inst <vop1<0x13>, "v_cvt_f32_ubyte2",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	523	VOP_F32_I32, AMDGPUcvt_f32_ubyte2
Matt Arsenault	364a674	2014-06-11 17:50:44 +0000	[diff] [blame]	524	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	525	defm V_CVT_F32_UBYTE3 : VOP1Inst <vop1<0x14>, "v_cvt_f32_ubyte3",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	526	VOP_F32_I32, AMDGPUcvt_f32_ubyte3
Matt Arsenault	364a674	2014-06-11 17:50:44 +0000	[diff] [blame]	527	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	528	defm V_CVT_U32_F64 : VOP1Inst <vop1<0x15>, "v_cvt_u32_f64",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	529	VOP_I32_F64, fp_to_uint
Matt Arsenault	c3a73c3	2014-05-22 03:20:30 +0000	[diff] [blame]	530	>;
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	531	defm V_CVT_F64_U32 : VOP1Inst <vop1<0x16>, "v_cvt_f64_u32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	532	VOP_F64_I32, uint_to_fp
Matt Arsenault	c3a73c3	2014-05-22 03:20:30 +0000	[diff] [blame]	533	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	534
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	535	} // End SchedRW = [WriteQuarterRate32]
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	536
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	537	defm V_FRACT_F32 : VOP1Inst <vop1<0x20, 0x1b>, "v_fract_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	538	VOP_F32_F32, AMDGPUfract
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	539	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	540	defm V_TRUNC_F32 : VOP1Inst <vop1<0x21, 0x1c>, "v_trunc_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	541	VOP_F32_F32, ftrunc
Tom Stellard	9b3d253	2013-05-06 23:02:00 +0000	[diff] [blame]	542	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	543	defm V_CEIL_F32 : VOP1Inst <vop1<0x22, 0x1d>, "v_ceil_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	544	VOP_F32_F32, fceil
Michel Danzer	c3ea404	2013-02-22 11:22:49 +0000	[diff] [blame]	545	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	546	defm V_RNDNE_F32 : VOP1Inst <vop1<0x23, 0x1e>, "v_rndne_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	547	VOP_F32_F32, frint
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	548	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	549	defm V_FLOOR_F32 : VOP1Inst <vop1<0x24, 0x1f>, "v_floor_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	550	VOP_F32_F32, ffloor
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	551	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	552	defm V_EXP_F32 : VOP1Inst <vop1<0x25, 0x20>, "v_exp_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	553	VOP_F32_F32, fexp2
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	554	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	555
				556	let SchedRW = [WriteQuarterRate32] in {
				557
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	558	defm V_LOG_F32 : VOP1Inst <vop1<0x27, 0x21>, "v_log_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	559	VOP_F32_F32, flog2
Michel Danzer	349cabe	2013-02-07 14:55:16 +0000	[diff] [blame]	560	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	561	defm V_RCP_F32 : VOP1Inst <vop1<0x2a, 0x22>, "v_rcp_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	562	VOP_F32_F32, AMDGPUrcp
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	563	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	564	defm V_RCP_IFLAG_F32 : VOP1Inst <vop1<0x2b, 0x23>, "v_rcp_iflag_f32",
				565	VOP_F32_F32
Matt Arsenault	257d48d	2014-06-24 22:13:39 +0000	[diff] [blame]	566	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	567	defm V_RSQ_F32 : VOP1Inst <vop1<0x2e, 0x24>, "v_rsq_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	568	VOP_F32_F32, AMDGPUrsq
Matt Arsenault	1513046	2014-06-05 00:15:55 +0000	[diff] [blame]	569	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	570
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	571	} // End SchedRW = [WriteQuarterRate32]
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	572
				573	let SchedRW = [WriteDouble] in {
				574
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	575	defm V_RCP_F64 : VOP1Inst <vop1<0x2f, 0x25>, "v_rcp_f64",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	576	VOP_F64_F64, AMDGPUrcp
Tom Stellard	7512c08	2013-07-12 18:14:56 +0000	[diff] [blame]	577	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	578	defm V_RSQ_F64 : VOP1Inst <vop1<0x31, 0x26>, "v_rsq_f64",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	579	VOP_F64_F64, AMDGPUrsq
Matt Arsenault	1513046	2014-06-05 00:15:55 +0000	[diff] [blame]	580	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	581
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	582	} // End SchedRW = [WriteDouble];
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	583
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	584	defm V_SQRT_F32 : VOP1Inst <vop1<0x33, 0x27>, "v_sqrt_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	585	VOP_F32_F32, fsqrt
Tom Stellard	8ed7b45	2013-07-12 18:15:13 +0000	[diff] [blame]	586	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	587
				588	let SchedRW = [WriteDouble] in {
				589
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	590	defm V_SQRT_F64 : VOP1Inst <vop1<0x34, 0x28>, "v_sqrt_f64",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	591	VOP_F64_F64, fsqrt
Tom Stellard	8ed7b45	2013-07-12 18:15:13 +0000	[diff] [blame]	592	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	593
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	594	} // End SchedRW = [WriteDouble]
				595
				596	let SchedRW = [WriteQuarterRate32] in {
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	597
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	598	defm V_SIN_F32 : VOP1Inst <vop1<0x35, 0x29>, "v_sin_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	599	VOP_F32_F32, AMDGPUsin
Matt Arsenault	ad14ce8	2014-07-19 18:44:39 +0000	[diff] [blame]	600	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	601	defm V_COS_F32 : VOP1Inst <vop1<0x36, 0x2a>, "v_cos_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	602	VOP_F32_F32, AMDGPUcos
Matt Arsenault	ad14ce8	2014-07-19 18:44:39 +0000	[diff] [blame]	603	>;
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	604
				605	} // End SchedRW = [WriteQuarterRate32]
				606
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	607	defm V_NOT_B32 : VOP1Inst <vop1<0x37, 0x2b>, "v_not_b32", VOP_I32_I32>;
				608	defm V_BFREV_B32 : VOP1Inst <vop1<0x38, 0x2c>, "v_bfrev_b32", VOP_I32_I32>;
				609	defm V_FFBH_U32 : VOP1Inst <vop1<0x39, 0x2d>, "v_ffbh_u32", VOP_I32_I32>;
				610	defm V_FFBL_B32 : VOP1Inst <vop1<0x3a, 0x2e>, "v_ffbl_b32", VOP_I32_I32>;
				611	defm V_FFBH_I32 : VOP1Inst <vop1<0x3b, 0x2f>, "v_ffbh_i32", VOP_I32_I32>;
Tom Stellard	c34c37a	2015-02-18 16:08:15 +0000	[diff] [blame]	612	defm V_FREXP_EXP_I32_F64 : VOP1Inst <vop1<0x3c,0x30>, "v_frexp_exp_i32_f64",
Matt Arsenault	2fe4fbc	2016-03-30 22:28:52 +0000	[diff] [blame]	613	VOP_I32_F64, int_amdgcn_frexp_exp
Tom Stellard	c34c37a	2015-02-18 16:08:15 +0000	[diff] [blame]	614	>;
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	615
				616	let SchedRW = [WriteDoubleAdd] in {
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	617	defm V_FREXP_MANT_F64 : VOP1Inst <vop1<0x3d, 0x31>, "v_frexp_mant_f64",
Matt Arsenault	b96b573	2016-03-21 16:11:05 +0000	[diff] [blame]	618	VOP_F64_F64, int_amdgcn_frexp_mant
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	619	>;
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	620
				621	defm V_FRACT_F64 : VOP1Inst <vop1<0x3e, 0x32>, "v_fract_f64",
Matt Arsenault	7401516	2016-05-28 00:19:52 +0000	[diff] [blame]	622	VOP_F64_F64, AMDGPUfract
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	623	>;
				624	} // End SchedRW = [WriteDoubleAdd]
				625
				626
Tom Stellard	c34c37a	2015-02-18 16:08:15 +0000	[diff] [blame]	627	defm V_FREXP_EXP_I32_F32 : VOP1Inst <vop1<0x3f, 0x33>, "v_frexp_exp_i32_f32",
Matt Arsenault	2fe4fbc	2016-03-30 22:28:52 +0000	[diff] [blame]	628	VOP_I32_F32, int_amdgcn_frexp_exp
Tom Stellard	c34c37a	2015-02-18 16:08:15 +0000	[diff] [blame]	629	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	630	defm V_FREXP_MANT_F32 : VOP1Inst <vop1<0x40, 0x34>, "v_frexp_mant_f32",
Matt Arsenault	b96b573	2016-03-21 16:11:05 +0000	[diff] [blame]	631	VOP_F32_F32, int_amdgcn_frexp_mant
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	632	>;
Tom Stellard	88e0b25	2015-10-06 15:57:53 +0000	[diff] [blame]	633	let vdst = 0, src0 = 0, VOPAsmPrefer32Bit = 1 in {
Sam Kolton	3025e7f	2016-04-26 13:33:56 +0000	[diff] [blame]	634	defm V_CLREXCP : VOP1Inst <vop1<0x41,0x35>, "v_clrexcp", VOP_NO_EXT<VOP_NONE>>;
Tom Stellard	c34c37a	2015-02-18 16:08:15 +0000	[diff] [blame]	635	}
Matt Arsenault	fc0ad42	2015-10-07 17:46:32 +0000	[diff] [blame]	636
				637	let Uses = [M0, EXEC] in {
Matt Arsenault	cb540bc	2016-07-19 00:35:03 +0000	[diff] [blame]	638	// v_movreld_b32 is a special case because the destination output
				639	// register is really a source. It isn't actually read (but may be
				640	// written), and is only to provide the base register to start
				641	// indexing from. Tablegen seems to not let you define an implicit
				642	// virtual register output for the super register being written into,
				643	// so this must have an implicit def of the register added to it.
				644	defm V_MOVRELD_B32 : VOP1Inst <vop1<0x42, 0x36>, "v_movreld_b32", VOP_MOVRELD>;
				645	defm V_MOVRELS_B32 : VOP1Inst <vop1<0x43, 0x37>, "v_movrels_b32", VOP_I32_VI32_NO_EXT>;
Sam Kolton	3025e7f	2016-04-26 13:33:56 +0000	[diff] [blame]	646	defm V_MOVRELSD_B32 : VOP1Inst <vop1<0x44, 0x38>, "v_movrelsd_b32", VOP_NO_EXT<VOP_I32_I32>>;
Matt Arsenault	cb540bc	2016-07-19 00:35:03 +0000	[diff] [blame]	647
Matt Arsenault	fc0ad42	2015-10-07 17:46:32 +0000	[diff] [blame]	648	} // End Uses = [M0, EXEC]
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	649
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	650	// These instruction only exist on SI and CI
				651	let SubtargetPredicate = isSICI in {
				652
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	653	let SchedRW = [WriteQuarterRate32] in {
				654
Tom Stellard	4b3e755	2015-04-23 19:33:52 +0000	[diff] [blame]	655	defm V_MOV_FED_B32 : VOP1InstSI <vop1<0x9>, "v_mov_fed_b32", VOP_I32_I32>;
Matt Arsenault	ce56a0e	2016-02-13 01:19:56 +0000	[diff] [blame]	656	defm V_LOG_CLAMP_F32 : VOP1InstSI <vop1<0x26>, "v_log_clamp_f32",
				657	VOP_F32_F32, int_amdgcn_log_clamp>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	658	defm V_RCP_CLAMP_F32 : VOP1InstSI <vop1<0x28>, "v_rcp_clamp_f32", VOP_F32_F32>;
Matt Arsenault	32fc527	2016-07-26 16:45:45 +0000	[diff] [blame]	659	defm V_RCP_LEGACY_F32 : VOP1InstSI <vop1<0x29>, "v_rcp_legacy_f32",
				660	VOP_F32_F32, AMDGPUrcp_legacy>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	661	defm V_RSQ_CLAMP_F32 : VOP1InstSI <vop1<0x2c>, "v_rsq_clamp_f32",
Matt Arsenault	79963e8	2016-02-13 01:03:00 +0000	[diff] [blame]	662	VOP_F32_F32, AMDGPUrsq_clamp
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	663	>;
				664	defm V_RSQ_LEGACY_F32 : VOP1InstSI <vop1<0x2d>, "v_rsq_legacy_f32",
				665	VOP_F32_F32, AMDGPUrsq_legacy
				666	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	667
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	668	} // End SchedRW = [WriteQuarterRate32]
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	669
				670	let SchedRW = [WriteDouble] in {
				671
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	672	defm V_RCP_CLAMP_F64 : VOP1InstSI <vop1<0x30>, "v_rcp_clamp_f64", VOP_F64_F64>;
				673	defm V_RSQ_CLAMP_F64 : VOP1InstSI <vop1<0x32>, "v_rsq_clamp_f64",
Matt Arsenault	79963e8	2016-02-13 01:03:00 +0000	[diff] [blame]	674	VOP_F64_F64, AMDGPUrsq_clamp
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	675	>;
				676
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	677	} // End SchedRW = [WriteDouble]
				678
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	679	} // End SubtargetPredicate = isSICI
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	680
				681	//===----------------------------------------------------------------------===//
				682	// VINTRP Instructions
				683	//===----------------------------------------------------------------------===//
				684
Matt Arsenault	80f766a	2015-09-10 01:23:28 +0000	[diff] [blame]	685	let Uses = [M0, EXEC] in {
Tom Stellard	2a9d947	2015-05-12 15:00:46 +0000	[diff] [blame]	686
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	687	// FIXME: Specify SchedRW for VINTRP insturctions.
Tom Stellard	ec87f84	2015-05-25 16:15:54 +0000	[diff] [blame]	688
				689	multiclass V_INTERP_P1_F32_m : VINTRP_m <
				690	0x00000000,
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	691	(outs VGPR_32:$dst),
Tom Stellard	2a9d947	2015-05-12 15:00:46 +0000	[diff] [blame]	692	(ins VGPR_32:$i, i32imm:$attr_chan, i32imm:$attr),
				693	"v_interp_p1_f32 $dst, $i, $attr_chan, $attr, [m0]",
				694	[(set f32:$dst, (AMDGPUinterp_p1 i32:$i, (i32 imm:$attr_chan),
Tom Stellard	ec87f84	2015-05-25 16:15:54 +0000	[diff] [blame]	695	(i32 imm:$attr)))]
				696	>;
				697
				698	let OtherPredicates = [has32BankLDS] in {
				699
				700	defm V_INTERP_P1_F32 : V_INTERP_P1_F32_m;
				701
				702	} // End OtherPredicates = [has32BankLDS]
				703
Tom Stellard	e1818af	2016-02-18 03:42:32 +0000	[diff] [blame]	704	let OtherPredicates = [has16BankLDS], Constraints = "@earlyclobber $dst", isAsmParserOnly=1 in {
Tom Stellard	ec87f84	2015-05-25 16:15:54 +0000	[diff] [blame]	705
				706	defm V_INTERP_P1_F32_16bank : V_INTERP_P1_F32_m;
				707
Tom Stellard	e1818af	2016-02-18 03:42:32 +0000	[diff] [blame]	708	} // End OtherPredicates = [has32BankLDS], Constraints = "@earlyclobber $dst", isAsmParserOnly=1
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	709
Tom Stellard	5082816	2015-05-25 16:15:56 +0000	[diff] [blame]	710	let DisableEncoding = "$src0", Constraints = "$src0 = $dst" in {
				711
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	712	defm V_INTERP_P2_F32 : VINTRP_m <
Tom Stellard	c70cf90	2015-05-25 16:15:50 +0000	[diff] [blame]	713	0x00000001,
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	714	(outs VGPR_32:$dst),
Tom Stellard	2a9d947	2015-05-12 15:00:46 +0000	[diff] [blame]	715	(ins VGPR_32:$src0, VGPR_32:$j, i32imm:$attr_chan, i32imm:$attr),
				716	"v_interp_p2_f32 $dst, [$src0], $j, $attr_chan, $attr, [m0]",
				717	[(set f32:$dst, (AMDGPUinterp_p2 f32:$src0, i32:$j, (i32 imm:$attr_chan),
Tom Stellard	5082816	2015-05-25 16:15:56 +0000	[diff] [blame]	718	(i32 imm:$attr)))]>;
				719
				720	} // End DisableEncoding = "$src0", Constraints = "$src0 = $dst"
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	721
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	722	defm V_INTERP_MOV_F32 : VINTRP_m <
Tom Stellard	c70cf90	2015-05-25 16:15:50 +0000	[diff] [blame]	723	0x00000002,
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	724	(outs VGPR_32:$dst),
Tom Stellard	2a9d947	2015-05-12 15:00:46 +0000	[diff] [blame]	725	(ins InterpSlot:$src0, i32imm:$attr_chan, i32imm:$attr),
				726	"v_interp_mov_f32 $dst, $src0, $attr_chan, $attr, [m0]",
				727	[(set f32:$dst, (AMDGPUinterp_mov (i32 imm:$src0), (i32 imm:$attr_chan),
				728	(i32 imm:$attr)))]>;
				729
Matt Arsenault	80f766a	2015-09-10 01:23:28 +0000	[diff] [blame]	730	} // End Uses = [M0, EXEC]
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	731
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	732	//===----------------------------------------------------------------------===//
				733	// VOP2 Instructions
				734	//===----------------------------------------------------------------------===//
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	735
Artem Tamazov	1354877	2016-06-06 15:23:43 +0000	[diff] [blame]	736	defm V_CNDMASK_B32 : VOP2eInst <vop2<0x0, 0x0>, "v_cndmask_b32",
				737	VOP2e_I32_I32_I32_I1
				738	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	739
				740	let isCommutable = 1 in {
				741	defm V_ADD_F32 : VOP2Inst <vop2<0x3, 0x1>, "v_add_f32",
				742	VOP_F32_F32_F32, fadd
				743	>;
				744
				745	defm V_SUB_F32 : VOP2Inst <vop2<0x4, 0x2>, "v_sub_f32", VOP_F32_F32_F32, fsub>;
				746	defm V_SUBREV_F32 : VOP2Inst <vop2<0x5, 0x3>, "v_subrev_f32",
				747	VOP_F32_F32_F32, null_frag, "v_sub_f32"
				748	>;
				749	} // End isCommutable = 1
				750
				751	let isCommutable = 1 in {
				752
				753	defm V_MUL_LEGACY_F32 : VOP2Inst <vop2<0x7, 0x4>, "v_mul_legacy_f32",
Matt Arsenault	32fc527	2016-07-26 16:45:45 +0000	[diff] [blame]	754	VOP_F32_F32_F32, AMDGPUfmul_legacy
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	755	>;
				756
				757	defm V_MUL_F32 : VOP2Inst <vop2<0x8, 0x5>, "v_mul_f32",
				758	VOP_F32_F32_F32, fmul
				759	>;
				760
				761	defm V_MUL_I32_I24 : VOP2Inst <vop2<0x9, 0x6>, "v_mul_i32_i24",
				762	VOP_I32_I32_I32, AMDGPUmul_i24
				763	>;
Tom Stellard	894b988	2015-02-18 16:08:14 +0000	[diff] [blame]	764
				765	defm V_MUL_HI_I32_I24 : VOP2Inst <vop2<0xa,0x7>, "v_mul_hi_i32_i24",
Matt Arsenault	2712d4a	2016-08-27 01:32:27 +0000	[diff] [blame]	766	VOP_I32_I32_I32, AMDGPUmulhi_i24
Tom Stellard	894b988	2015-02-18 16:08:14 +0000	[diff] [blame]	767	>;
				768
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	769	defm V_MUL_U32_U24 : VOP2Inst <vop2<0xb, 0x8>, "v_mul_u32_u24",
				770	VOP_I32_I32_I32, AMDGPUmul_u24
				771	>;
Tom Stellard	894b988	2015-02-18 16:08:14 +0000	[diff] [blame]	772
				773	defm V_MUL_HI_U32_U24 : VOP2Inst <vop2<0xc,0x9>, "v_mul_hi_u32_u24",
Matt Arsenault	2712d4a	2016-08-27 01:32:27 +0000	[diff] [blame]	774	VOP_I32_I32_I32, AMDGPUmulhi_u24
Tom Stellard	894b988	2015-02-18 16:08:14 +0000	[diff] [blame]	775	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	776
				777	defm V_MIN_F32 : VOP2Inst <vop2<0xf, 0xa>, "v_min_f32", VOP_F32_F32_F32,
				778	fminnum>;
				779	defm V_MAX_F32 : VOP2Inst <vop2<0x10, 0xb>, "v_max_f32", VOP_F32_F32_F32,
				780	fmaxnum>;
Marek Olsak	24ae2cd	2015-02-03 21:53:08 +0000	[diff] [blame]	781	defm V_MIN_I32 : VOP2Inst <vop2<0x11, 0xc>, "v_min_i32", VOP_I32_I32_I32>;
				782	defm V_MAX_I32 : VOP2Inst <vop2<0x12, 0xd>, "v_max_i32", VOP_I32_I32_I32>;
				783	defm V_MIN_U32 : VOP2Inst <vop2<0x13, 0xe>, "v_min_u32", VOP_I32_I32_I32>;
				784	defm V_MAX_U32 : VOP2Inst <vop2<0x14, 0xf>, "v_max_u32", VOP_I32_I32_I32>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	785
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	786	defm V_LSHRREV_B32 : VOP2Inst <
				787	vop2<0x16, 0x10>, "v_lshrrev_b32", VOP_I32_I32_I32, null_frag,
Marek Olsak	7585a29	2015-02-03 17:38:05 +0000	[diff] [blame]	788	"v_lshr_b32"
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	789	>;
				790
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	791	defm V_ASHRREV_I32 : VOP2Inst <
				792	vop2<0x18, 0x11>, "v_ashrrev_i32", VOP_I32_I32_I32, null_frag,
Marek Olsak	7585a29	2015-02-03 17:38:05 +0000	[diff] [blame]	793	"v_ashr_i32"
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	794	>;
				795
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	796	defm V_LSHLREV_B32 : VOP2Inst <
				797	vop2<0x1a, 0x12>, "v_lshlrev_b32", VOP_I32_I32_I32, null_frag,
Marek Olsak	7585a29	2015-02-03 17:38:05 +0000	[diff] [blame]	798	"v_lshl_b32"
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	799	>;
				800
Marek Olsak	24ae2cd	2015-02-03 21:53:08 +0000	[diff] [blame]	801	defm V_AND_B32 : VOP2Inst <vop2<0x1b, 0x13>, "v_and_b32", VOP_I32_I32_I32>;
				802	defm V_OR_B32 : VOP2Inst <vop2<0x1c, 0x14>, "v_or_b32", VOP_I32_I32_I32>;
				803	defm V_XOR_B32 : VOP2Inst <vop2<0x1d, 0x15>, "v_xor_b32", VOP_I32_I32_I32>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	804
Tom Stellard	cc4c871	2016-02-16 18:14:56 +0000	[diff] [blame]	805	let Constraints = "$vdst = $src2", DisableEncoding="$src2",
Tom Stellard	db5a11f	2015-07-13 15:47:57 +0000	[diff] [blame]	806	isConvertibleToThreeAddress = 1 in {
				807	defm V_MAC_F32 : VOP2Inst <vop2<0x1f, 0x16>, "v_mac_f32", VOP_MAC>;
				808	}
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	809	} // End isCommutable = 1
				810
Nikolay Haustov	6560781	2016-03-11 09:27:25 +0000	[diff] [blame]	811	defm V_MADMK_F32 : VOP2MADK <vop2<0x20, 0x17>, "v_madmk_f32", VOP_MADMK>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	812
				813	let isCommutable = 1 in {
Nikolay Haustov	6560781	2016-03-11 09:27:25 +0000	[diff] [blame]	814	defm V_MADAK_F32 : VOP2MADK <vop2<0x21, 0x18>, "v_madak_f32", VOP_MADAK>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	815	} // End isCommutable = 1
				816
Matt Arsenault	86d336e	2015-09-08 21:15:00 +0000	[diff] [blame]	817	let isCommutable = 1 in {
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	818	// No patterns so that the scalar instructions are always selected.
				819	// The scalar versions will be replaced with vector when needed later.
				820
				821	// V_ADD_I32, V_SUB_I32, and V_SUBREV_I32 where renamed to *_U32 in VI,
				822	// but the VI instructions behave the same as the SI versions.
				823	defm V_ADD_I32 : VOP2bInst <vop2<0x25, 0x19>, "v_add_i32",
Matt Arsenault	e4d0c14	2015-08-29 07:16:50 +0000	[diff] [blame]	824	VOP2b_I32_I1_I32_I32
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	825	>;
Matt Arsenault	e4d0c14	2015-08-29 07:16:50 +0000	[diff] [blame]	826	defm V_SUB_I32 : VOP2bInst <vop2<0x26, 0x1a>, "v_sub_i32", VOP2b_I32_I1_I32_I32>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	827
				828	defm V_SUBREV_I32 : VOP2bInst <vop2<0x27, 0x1b>, "v_subrev_i32",
Matt Arsenault	e4d0c14	2015-08-29 07:16:50 +0000	[diff] [blame]	829	VOP2b_I32_I1_I32_I32, null_frag, "v_sub_i32"
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	830	>;
				831
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	832	defm V_ADDC_U32 : VOP2bInst <vop2<0x28, 0x1c>, "v_addc_u32",
Matt Arsenault	86d336e	2015-09-08 21:15:00 +0000	[diff] [blame]	833	VOP2b_I32_I1_I32_I32_I1
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	834	>;
				835	defm V_SUBB_U32 : VOP2bInst <vop2<0x29, 0x1d>, "v_subb_u32",
Matt Arsenault	86d336e	2015-09-08 21:15:00 +0000	[diff] [blame]	836	VOP2b_I32_I1_I32_I32_I1
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	837	>;
				838	defm V_SUBBREV_U32 : VOP2bInst <vop2<0x2a, 0x1e>, "v_subbrev_u32",
Matt Arsenault	86d336e	2015-09-08 21:15:00 +0000	[diff] [blame]	839	VOP2b_I32_I1_I32_I32_I1, null_frag, "v_subb_u32"
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	840	>;
				841
Matt Arsenault	86d336e	2015-09-08 21:15:00 +0000	[diff] [blame]	842	} // End isCommutable = 1
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	843
Matt Arsenault	529cf25	2016-06-23 01:26:16 +0000	[diff] [blame]	844	// These are special and do not read the exec mask.
				845	let isConvergent = 1, Uses = []<Register> in {
Matt Arsenault	4234542	2016-05-11 00:32:31 +0000	[diff] [blame]	846
Marek Olsak	15e4a59	2015-01-15 18:42:55 +0000	[diff] [blame]	847	defm V_READLANE_B32 : VOP2SI_3VI_m <
				848	vop3 <0x001, 0x289>,
				849	"v_readlane_b32",
Tom Stellard	c149dc0	2013-11-27 21:23:35 +0000	[diff] [blame]	850	(outs SReg_32:$vdst),
Sam Kolton	1eeb11b	2016-09-09 14:44:04 +0000	[diff] [blame]	851	(ins VGPR_32:$src0, SCSrc_b32:$src1),
Changpeng Fang	75f0968	2016-08-24 20:35:23 +0000	[diff] [blame]	852	"v_readlane_b32 $vdst, $src0, $src1",
				853	[(set i32:$vdst, (int_amdgcn_readlane i32:$src0, i32:$src1))]
Tom Stellard	c149dc0	2013-11-27 21:23:35 +0000	[diff] [blame]	854	>;
				855
Marek Olsak	15e4a59	2015-01-15 18:42:55 +0000	[diff] [blame]	856	defm V_WRITELANE_B32 : VOP2SI_3VI_m <
				857	vop3 <0x002, 0x28a>,
				858	"v_writelane_b32",
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	859	(outs VGPR_32:$vdst),
Sam Kolton	1eeb11b	2016-09-09 14:44:04 +0000	[diff] [blame]	860	(ins SReg_32:$src0, SCSrc_b32:$src1),
Marek Olsak	9b8f32e	2015-02-18 22:12:45 +0000	[diff] [blame]	861	"v_writelane_b32 $vdst, $src0, $src1"
Tom Stellard	c149dc0	2013-11-27 21:23:35 +0000	[diff] [blame]	862	>;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	863
Matt Arsenault	4234542	2016-05-11 00:32:31 +0000	[diff] [blame]	864	} // End isConvergent = 1
				865
Marek Olsak	15e4a59	2015-01-15 18:42:55 +0000	[diff] [blame]	866	// These instructions only exist on SI and CI
				867	let SubtargetPredicate = isSICI in {
				868
Tom Stellard	85656ca	2015-08-07 15:34:30 +0000	[diff] [blame]	869	let isCommutable = 1 in {
				870	defm V_MAC_LEGACY_F32 : VOP2InstSI <vop2<0x6>, "v_mac_legacy_f32",
				871	VOP_F32_F32_F32
				872	>;
				873	} // End isCommutable = 1
				874
Marek Olsak	191507e	2015-02-03 17:38:12 +0000	[diff] [blame]	875	defm V_MIN_LEGACY_F32 : VOP2InstSI <vop2<0xd>, "v_min_legacy_f32",
Matt Arsenault	da59f3d	2014-11-13 23:03:09 +0000	[diff] [blame]	876	VOP_F32_F32_F32, AMDGPUfmin_legacy
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	877	>;
Marek Olsak	191507e	2015-02-03 17:38:12 +0000	[diff] [blame]	878	defm V_MAX_LEGACY_F32 : VOP2InstSI <vop2<0xe>, "v_max_legacy_f32",
Matt Arsenault	da59f3d	2014-11-13 23:03:09 +0000	[diff] [blame]	879	VOP_F32_F32_F32, AMDGPUfmax_legacy
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	880	>;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	881
Matt Arsenault	1e3a4eb	2014-12-12 02:30:37 +0000	[diff] [blame]	882	let isCommutable = 1 in {
Marek Olsak	24ae2cd	2015-02-03 21:53:08 +0000	[diff] [blame]	883	defm V_LSHR_B32 : VOP2InstSI <vop2<0x15>, "v_lshr_b32", VOP_I32_I32_I32>;
				884	defm V_ASHR_I32 : VOP2InstSI <vop2<0x17>, "v_ashr_i32", VOP_I32_I32_I32>;
				885	defm V_LSHL_B32 : VOP2InstSI <vop2<0x19>, "v_lshl_b32", VOP_I32_I32_I32>;
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	886	} // End isCommutable = 1
Marek Olsak	f0b130a	2015-01-15 18:43:06 +0000	[diff] [blame]	887	} // End let SubtargetPredicate = SICI
Christian Konig	76edd4f	2013-02-26 17:52:29 +0000	[diff] [blame]	888
Marek Olsak	63a7b08	2015-03-24 13:40:21 +0000	[diff] [blame]	889	defm V_BFM_B32 : VOP2_VI3_Inst <vop23<0x1e, 0x293>, "v_bfm_b32",
				890	VOP_I32_I32_I32
Marek Olsak	f0b130a	2015-01-15 18:43:06 +0000	[diff] [blame]	891	>;
				892	defm V_BCNT_U32_B32 : VOP2_VI3_Inst <vop23<0x22, 0x28b>, "v_bcnt_u32_b32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	893	VOP_I32_I32_I32
				894	>;
Marek Olsak	f0b130a	2015-01-15 18:43:06 +0000	[diff] [blame]	895	defm V_MBCNT_LO_U32_B32 : VOP2_VI3_Inst <vop23<0x23, 0x28c>, "v_mbcnt_lo_u32_b32",
Tom Stellard	43f52df	2015-12-15 17:02:52 +0000	[diff] [blame]	896	VOP_I32_I32_I32, int_amdgcn_mbcnt_lo
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	897	>;
Marek Olsak	f0b130a	2015-01-15 18:43:06 +0000	[diff] [blame]	898	defm V_MBCNT_HI_U32_B32 : VOP2_VI3_Inst <vop23<0x24, 0x28d>, "v_mbcnt_hi_u32_b32",
Tom Stellard	43f52df	2015-12-15 17:02:52 +0000	[diff] [blame]	899	VOP_I32_I32_I32, int_amdgcn_mbcnt_hi
Marek Olsak	f0b130a	2015-01-15 18:43:06 +0000	[diff] [blame]	900	>;
				901	defm V_LDEXP_F32 : VOP2_VI3_Inst <vop23<0x2b, 0x288>, "v_ldexp_f32",
Matt Arsenault	2e7cc48	2014-08-15 17:30:25 +0000	[diff] [blame]	902	VOP_F32_F32_I32, AMDGPUldexp
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	903	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	904
Marek Olsak	11057ee	2015-02-03 17:38:01 +0000	[diff] [blame]	905	defm V_CVT_PKACCUM_U8_F32 : VOP2_VI3_Inst <vop23<0x2c, 0x1f0>, "v_cvt_pkaccum_u8_f32",
				906	VOP_I32_F32_I32>; // TODO: set "Uses = dst"
				907
				908	defm V_CVT_PKNORM_I16_F32 : VOP2_VI3_Inst <vop23<0x2d, 0x294>, "v_cvt_pknorm_i16_f32",
				909	VOP_I32_F32_F32
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	910	>;
Marek Olsak	11057ee	2015-02-03 17:38:01 +0000	[diff] [blame]	911	defm V_CVT_PKNORM_U16_F32 : VOP2_VI3_Inst <vop23<0x2e, 0x295>, "v_cvt_pknorm_u16_f32",
				912	VOP_I32_F32_F32
				913	>;
				914	defm V_CVT_PKRTZ_F16_F32 : VOP2_VI3_Inst <vop23<0x2f, 0x296>, "v_cvt_pkrtz_f16_f32",
				915	VOP_I32_F32_F32, int_SI_packf16
				916	>;
				917	defm V_CVT_PK_U16_U32 : VOP2_VI3_Inst <vop23<0x30, 0x297>, "v_cvt_pk_u16_u32",
				918	VOP_I32_I32_I32
				919	>;
				920	defm V_CVT_PK_I16_I32 : VOP2_VI3_Inst <vop23<0x31, 0x298>, "v_cvt_pk_i16_i32",
				921	VOP_I32_I32_I32
				922	>;
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	923
				924	//===----------------------------------------------------------------------===//
				925	// VOP3 Instructions
				926	//===----------------------------------------------------------------------===//
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	927
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	928	let isCommutable = 1 in {
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	929	defm V_MAD_LEGACY_F32 : VOP3Inst <vop3<0x140, 0x1c0>, "v_mad_legacy_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	930	VOP_F32_F32_F32_F32
Matt Arsenault	f37abc7	2014-05-22 17:45:20 +0000	[diff] [blame]	931	>;
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	932
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	933	defm V_MAD_F32 : VOP3Inst <vop3<0x141, 0x1c1>, "v_mad_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	934	VOP_F32_F32_F32_F32, fmad
Tom Stellard	5263948	2013-07-23 01:48:49 +0000	[diff] [blame]	935	>;
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	936
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	937	defm V_MAD_I32_I24 : VOP3Inst <vop3<0x142, 0x1c2>, "v_mad_i32_i24",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	938	VOP_I32_I32_I32_I32, AMDGPUmad_i24
				939	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	940	defm V_MAD_U32_U24 : VOP3Inst <vop3<0x143, 0x1c3>, "v_mad_u32_u24",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	941	VOP_I32_I32_I32_I32, AMDGPUmad_u24
Tom Stellard	5263948	2013-07-23 01:48:49 +0000	[diff] [blame]	942	>;
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	943	} // End isCommutable = 1
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	944
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	945	defm V_CUBEID_F32 : VOP3Inst <vop3<0x144, 0x1c4>, "v_cubeid_f32",
Matt Arsenault	051d6f9	2016-01-26 04:29:56 +0000	[diff] [blame]	946	VOP_F32_F32_F32_F32, int_amdgcn_cubeid
Niels Ole Salscheider	6509ac6	2013-08-10 10:38:47 +0000	[diff] [blame]	947	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	948	defm V_CUBESC_F32 : VOP3Inst <vop3<0x145, 0x1c5>, "v_cubesc_f32",
Matt Arsenault	051d6f9	2016-01-26 04:29:56 +0000	[diff] [blame]	949	VOP_F32_F32_F32_F32, int_amdgcn_cubesc
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	950	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	951	defm V_CUBETC_F32 : VOP3Inst <vop3<0x146, 0x1c6>, "v_cubetc_f32",
Matt Arsenault	051d6f9	2016-01-26 04:29:56 +0000	[diff] [blame]	952	VOP_F32_F32_F32_F32, int_amdgcn_cubetc
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	953	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	954	defm V_CUBEMA_F32 : VOP3Inst <vop3<0x147, 0x1c7>, "v_cubema_f32",
Matt Arsenault	051d6f9	2016-01-26 04:29:56 +0000	[diff] [blame]	955	VOP_F32_F32_F32_F32, int_amdgcn_cubema
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	956	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	957
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	958	defm V_BFE_U32 : VOP3Inst <vop3<0x148, 0x1c8>, "v_bfe_u32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	959	VOP_I32_I32_I32_I32, AMDGPUbfe_u32
				960	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	961	defm V_BFE_I32 : VOP3Inst <vop3<0x149, 0x1c9>, "v_bfe_i32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	962	VOP_I32_I32_I32_I32, AMDGPUbfe_i32
				963	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	964
				965	defm V_BFI_B32 : VOP3Inst <vop3<0x14a, 0x1ca>, "v_bfi_b32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	966	VOP_I32_I32_I32_I32, AMDGPUbfi
				967	>;
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	968
				969	let isCommutable = 1 in {
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	970	defm V_FMA_F32 : VOP3Inst <vop3<0x14b, 0x1cb>, "v_fma_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	971	VOP_F32_F32_F32_F32, fma
				972	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	973	defm V_FMA_F64 : VOP3Inst <vop3<0x14c, 0x1cc>, "v_fma_f64",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	974	VOP_F64_F64_F64_F64, fma
Niels Ole Salscheider	6509ac6	2013-08-10 10:38:47 +0000	[diff] [blame]	975	>;
Wei Ding	5b2636a	2016-07-12 18:02:14 +0000	[diff] [blame]	976
				977	defm V_LERP_U8 : VOP3Inst <vop3<0x14d, 0x1cd>, "v_lerp_u8",
				978	VOP_I32_I32_I32_I32, int_amdgcn_lerp
				979	>;
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	980	} // End isCommutable = 1
				981
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	982	//def V_LERP_U8 : VOP3_U8 <0x0000014d, "v_lerp_u8", []>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	983	defm V_ALIGNBIT_B32 : VOP3Inst <vop3<0x14e, 0x1ce>, "v_alignbit_b32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	984	VOP_I32_I32_I32_I32
				985	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	986	defm V_ALIGNBYTE_B32 : VOP3Inst <vop3<0x14f, 0x1cf>, "v_alignbyte_b32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	987	VOP_I32_I32_I32_I32
				988	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	989
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	990	defm V_MIN3_F32 : VOP3Inst <vop3<0x151, 0x1d0>, "v_min3_f32",
Matt Arsenault	cc3c2b3	2014-11-14 20:08:52 +0000	[diff] [blame]	991	VOP_F32_F32_F32_F32, AMDGPUfmin3>;
				992
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	993	defm V_MIN3_I32 : VOP3Inst <vop3<0x152, 0x1d1>, "v_min3_i32",
Matt Arsenault	cc3c2b3	2014-11-14 20:08:52 +0000	[diff] [blame]	994	VOP_I32_I32_I32_I32, AMDGPUsmin3
				995	>;
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	996	defm V_MIN3_U32 : VOP3Inst <vop3<0x153, 0x1d2>, "v_min3_u32",
Matt Arsenault	cc3c2b3	2014-11-14 20:08:52 +0000	[diff] [blame]	997	VOP_I32_I32_I32_I32, AMDGPUumin3
				998	>;
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	999	defm V_MAX3_F32 : VOP3Inst <vop3<0x154, 0x1d3>, "v_max3_f32",
Matt Arsenault	cc3c2b3	2014-11-14 20:08:52 +0000	[diff] [blame]	1000	VOP_F32_F32_F32_F32, AMDGPUfmax3
				1001	>;
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	1002	defm V_MAX3_I32 : VOP3Inst <vop3<0x155, 0x1d4>, "v_max3_i32",
Matt Arsenault	cc3c2b3	2014-11-14 20:08:52 +0000	[diff] [blame]	1003	VOP_I32_I32_I32_I32, AMDGPUsmax3
				1004	>;
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	1005	defm V_MAX3_U32 : VOP3Inst <vop3<0x156, 0x1d5>, "v_max3_u32",
Matt Arsenault	cc3c2b3	2014-11-14 20:08:52 +0000	[diff] [blame]	1006	VOP_I32_I32_I32_I32, AMDGPUumax3
				1007	>;
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	1008	defm V_MED3_F32 : VOP3Inst <vop3<0x157, 0x1d6>, "v_med3_f32",
Matt Arsenault	f639c32	2016-01-28 20:53:42 +0000	[diff] [blame]	1009	VOP_F32_F32_F32_F32, AMDGPUfmed3
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	1010	>;
				1011	defm V_MED3_I32 : VOP3Inst <vop3<0x158, 0x1d7>, "v_med3_i32",
Matt Arsenault	f639c32	2016-01-28 20:53:42 +0000	[diff] [blame]	1012	VOP_I32_I32_I32_I32, AMDGPUsmed3
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	1013	>;
				1014	defm V_MED3_U32 : VOP3Inst <vop3<0x159, 0x1d8>, "v_med3_u32",
Matt Arsenault	f639c32	2016-01-28 20:53:42 +0000	[diff] [blame]	1015	VOP_I32_I32_I32_I32, AMDGPUumed3
Marek Olsak	794ff83	2015-01-27 17:25:15 +0000	[diff] [blame]	1016	>;
				1017
Wei Ding	34e1753	2016-08-11 16:33:53 +0000	[diff] [blame]	1018	defm V_SAD_U8 : VOP3Inst <vop3 <0x15a, 0x1d9>, "v_sad_u8",
				1019	VOP_I32_I32_I32_I32, int_amdgcn_sad_u8>;
				1020
				1021	defm V_SAD_HI_U8 : VOP3Inst <vop3 <0x15b, 0x1da>, "v_sad_hi_u8",
				1022	VOP_I32_I32_I32_I32, int_amdgcn_sad_hi_u8>;
				1023
				1024	defm V_SAD_U16 : VOP3Inst <vop3<0x15c, 0x1db>, "v_sad_u16",
				1025	VOP_I32_I32_I32_I32, int_amdgcn_sad_u16>;
				1026
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1027	defm V_SAD_U32 : VOP3Inst <vop3<0x15d, 0x1dc>, "v_sad_u32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1028	VOP_I32_I32_I32_I32
				1029	>;
Wei Ding	70cda07	2016-08-11 20:34:48 +0000	[diff] [blame]	1030
				1031	defm V_CVT_PK_U8_F32 : VOP3Inst<vop3<0x15e, 0x1dd>, "v_cvt_pk_u8_f32",
				1032	VOP_I32_F32_I32_I32, int_amdgcn_cvt_pk_u8_f32
				1033	>;
				1034
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1035	//def V_CVT_PK_U8_F32 : VOP3_U8 <0x0000015e, "v_cvt_pk_u8_f32", []>;
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1036	defm V_DIV_FIXUP_F32 : VOP3Inst <
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1037	vop3<0x15f, 0x1de>, "v_div_fixup_f32", VOP_F32_F32_F32_F32, AMDGPUdiv_fixup
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1038	>;
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1039
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	1040	let SchedRW = [WriteDoubleAdd] in {
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1041
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1042	defm V_DIV_FIXUP_F64 : VOP3Inst <
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1043	vop3<0x160, 0x1df>, "v_div_fixup_f64", VOP_F64_F64_F64_F64, AMDGPUdiv_fixup
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1044	>;
Tom Stellard	1cfd7a5	2013-05-20 15:02:12 +0000	[diff] [blame]	1045
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	1046	} // End SchedRW = [WriteDouble]
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1047
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	1048	let SchedRW = [WriteDoubleAdd] in {
Tom Stellard	7512c08	2013-07-12 18:14:56 +0000	[diff] [blame]	1049	let isCommutable = 1 in {
				1050
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1051	defm V_ADD_F64 : VOP3Inst <vop3<0x164, 0x280>, "v_add_f64",
Tom Stellard	a90b952	2016-02-11 03:28:15 +0000	[diff] [blame]	1052	VOP_F64_F64_F64, fadd, 1
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1053	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1054	defm V_MUL_F64 : VOP3Inst <vop3<0x165, 0x281>, "v_mul_f64",
Tom Stellard	a90b952	2016-02-11 03:28:15 +0000	[diff] [blame]	1055	VOP_F64_F64_F64, fmul, 1
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1056	>;
Matt Arsenault	7c93690	2014-10-21 23:01:01 +0000	[diff] [blame]	1057
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1058	defm V_MIN_F64 : VOP3Inst <vop3<0x166, 0x282>, "v_min_f64",
Tom Stellard	a90b952	2016-02-11 03:28:15 +0000	[diff] [blame]	1059	VOP_F64_F64_F64, fminnum, 1
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1060	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1061	defm V_MAX_F64 : VOP3Inst <vop3<0x167, 0x283>, "v_max_f64",
Tom Stellard	a90b952	2016-02-11 03:28:15 +0000	[diff] [blame]	1062	VOP_F64_F64_F64, fmaxnum, 1
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1063	>;
Tom Stellard	7512c08	2013-07-12 18:14:56 +0000	[diff] [blame]	1064
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1065	} // End isCommutable = 1
Tom Stellard	7512c08	2013-07-12 18:14:56 +0000	[diff] [blame]	1066
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1067	defm V_LDEXP_F64 : VOP3Inst <vop3<0x168, 0x284>, "v_ldexp_f64",
Tom Stellard	a90b952	2016-02-11 03:28:15 +0000	[diff] [blame]	1068	VOP_F64_F64_I32, AMDGPUldexp, 1
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1069	>;
Christian Konig	70a5032	2013-03-27 09:12:51 +0000	[diff] [blame]	1070
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1071	} // End let SchedRW = [WriteDoubleAdd]
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1072
				1073	let isCommutable = 1, SchedRW = [WriteQuarterRate32] in {
Christian Konig	70a5032	2013-03-27 09:12:51 +0000	[diff] [blame]	1074
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1075	defm V_MUL_LO_U32 : VOP3Inst <vop3<0x169, 0x285>, "v_mul_lo_u32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1076	VOP_I32_I32_I32
				1077	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1078	defm V_MUL_HI_U32 : VOP3Inst <vop3<0x16a, 0x286>, "v_mul_hi_u32",
Matt Arsenault	8d90302	2016-01-22 18:42:49 +0000	[diff] [blame]	1079	VOP_I32_I32_I32, mulhu
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1080	>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1081
Tom Stellard	e1818af	2016-02-18 03:42:32 +0000	[diff] [blame]	1082	let DisableVIDecoder=1 in { // removed from VI as identical to V_MUL_LO_U32
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1083	defm V_MUL_LO_I32 : VOP3Inst <vop3<0x16b, 0x285>, "v_mul_lo_i32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1084	VOP_I32_I32_I32
				1085	>;
Tom Stellard	e1818af	2016-02-18 03:42:32 +0000	[diff] [blame]	1086	}
				1087
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1088	defm V_MUL_HI_I32 : VOP3Inst <vop3<0x16c, 0x287>, "v_mul_hi_i32",
Matt Arsenault	8d90302	2016-01-22 18:42:49 +0000	[diff] [blame]	1089	VOP_I32_I32_I32, mulhs
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1090	>;
Christian Konig	70a5032	2013-03-27 09:12:51 +0000	[diff] [blame]	1091
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1092	} // End isCommutable = 1, SchedRW = [WriteQuarterRate32]
Christian Konig	70a5032	2013-03-27 09:12:51 +0000	[diff] [blame]	1093
Matt Arsenault	6e26b8d	2015-02-14 04:03:18 +0000	[diff] [blame]	1094	let SchedRW = [WriteFloatFMA, WriteSALU] in {
Matt Arsenault	e98a074	2015-09-26 02:25:48 +0000	[diff] [blame]	1095	defm V_DIV_SCALE_F32 : VOP3bInst <vop3<0x16d, 0x1e0>, "v_div_scale_f32",
Tom Stellard	e993451	2016-02-11 18:25:26 +0000	[diff] [blame]	1096	VOP3b_F32_I1_F32_F32_F32, [], 1
Matt Arsenault	e98a074	2015-09-26 02:25:48 +0000	[diff] [blame]	1097	>;
Matt Arsenault	6e26b8d	2015-02-14 04:03:18 +0000	[diff] [blame]	1098	}
Matt Arsenault	f2b0aeb	2014-06-23 18:28:28 +0000	[diff] [blame]	1099
Matt Arsenault	6e26b8d	2015-02-14 04:03:18 +0000	[diff] [blame]	1100	let SchedRW = [WriteDouble, WriteSALU] in {
Matt Arsenault	f2b0aeb	2014-06-23 18:28:28 +0000	[diff] [blame]	1101	// Double precision division pre-scale.
Matt Arsenault	e98a074	2015-09-26 02:25:48 +0000	[diff] [blame]	1102	defm V_DIV_SCALE_F64 : VOP3bInst <vop3<0x16e, 0x1e1>, "v_div_scale_f64",
Tom Stellard	e993451	2016-02-11 18:25:26 +0000	[diff] [blame]	1103	VOP3b_F64_I1_F64_F64_F64, [], 1
Matt Arsenault	e98a074	2015-09-26 02:25:48 +0000	[diff] [blame]	1104	>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1105	} // End SchedRW = [WriteDouble]
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1106
Matt Arsenault	80f766a	2015-09-10 01:23:28 +0000	[diff] [blame]	1107	let isCommutable = 1, Uses = [VCC, EXEC] in {
Matt Arsenault	1bc9d95	2015-02-14 04:22:00 +0000	[diff] [blame]	1108
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	1109	let SchedRW = [WriteFloatFMA] in {
Matt Arsenault	1bc9d95	2015-02-14 04:22:00 +0000	[diff] [blame]	1110	// v_div_fmas_f32:
				1111	// result = src0 * src1 + src2
				1112	// if (vcc)
				1113	// result *= 2^32
				1114	//
				1115	defm V_DIV_FMAS_F32 : VOP3_VCC_Inst <vop3<0x16f, 0x1e2>, "v_div_fmas_f32",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1116	VOP_F32_F32_F32_F32, AMDGPUdiv_fmas
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1117	>;
Matt Arsenault	e8df879	2015-08-22 00:50:41 +0000	[diff] [blame]	1118	}
Matt Arsenault	1bc9d95	2015-02-14 04:22:00 +0000	[diff] [blame]	1119
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1120	let SchedRW = [WriteDouble] in {
Matt Arsenault	1bc9d95	2015-02-14 04:22:00 +0000	[diff] [blame]	1121	// v_div_fmas_f64:
				1122	// result = src0 * src1 + src2
				1123	// if (vcc)
				1124	// result *= 2^64
				1125	//
				1126	defm V_DIV_FMAS_F64 : VOP3_VCC_Inst <vop3<0x170, 0x1e3>, "v_div_fmas_f64",
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1127	VOP_F64_F64_F64_F64, AMDGPUdiv_fmas
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1128	>;
Matt Arsenault	1bc9d95	2015-02-14 04:22:00 +0000	[diff] [blame]	1129
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1130	} // End SchedRW = [WriteDouble]
Matt Arsenault	80f766a	2015-09-10 01:23:28 +0000	[diff] [blame]	1131	} // End isCommutable = 1, Uses = [VCC, EXEC]
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	1132
Wei Ding	34e1753	2016-08-11 16:33:53 +0000	[diff] [blame]	1133	defm V_MSAD_U8 : VOP3Inst <vop3<0x171, 0x1e4>, "v_msad_u8",
				1134	VOP_I32_I32_I32_I32, int_amdgcn_msad_u8>;
				1135
				1136	defm V_MQSAD_PK_U16_U8 : VOP3Inst <vop3<0x173, 0x1e6>, "v_mqsad_pk_u16_u8",
Wei Ding	52bb661	2016-08-18 19:51:14 +0000	[diff] [blame]	1137	VOP_I64_I64_I32_I64, int_amdgcn_mqsad_pk_u16_u8>;
Wei Ding	34e1753	2016-08-11 16:33:53 +0000	[diff] [blame]	1138
Tom Stellard	326d6ec	2014-11-05 14:50:53 +0000	[diff] [blame]	1139	//def V_MQSAD_U8 : VOP3_U8 <0x00000173, "v_mqsad_u8", []>;
Matt Arsenault	95e4866	2014-11-13 19:26:47 +0000	[diff] [blame]	1140
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1141	let SchedRW = [WriteDouble] in {
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1142	defm V_TRIG_PREOP_F64 : VOP3Inst <
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1143	vop3<0x174, 0x292>, "v_trig_preop_f64", VOP_F64_F64_I32, AMDGPUtrig_preop
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1144	>;
Matt Arsenault	e27a41b	2013-11-18 20:09:32 +0000	[diff] [blame]	1145
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1146	} // End SchedRW = [WriteDouble]
Tom Stellard	ae38f30	2015-01-14 01:13:19 +0000	[diff] [blame]	1147
Marek Olsak	eae20ab	2015-01-15 18:42:40 +0000	[diff] [blame]	1148	// These instructions only exist on SI and CI
				1149	let SubtargetPredicate = isSICI in {
				1150
Marek Olsak	24ae2cd	2015-02-03 21:53:08 +0000	[diff] [blame]	1151	defm V_LSHL_B64 : VOP3Inst <vop3<0x161>, "v_lshl_b64", VOP_I64_I64_I32>;
				1152	defm V_LSHR_B64 : VOP3Inst <vop3<0x162>, "v_lshr_b64", VOP_I64_I64_I32>;
				1153	defm V_ASHR_I64 : VOP3Inst <vop3<0x163>, "v_ashr_i64", VOP_I64_I64_I32>;
Marek Olsak	eae20ab	2015-01-15 18:42:40 +0000	[diff] [blame]	1154
				1155	defm V_MULLIT_F32 : VOP3Inst <vop3<0x150>, "v_mullit_f32",
				1156	VOP_F32_F32_F32_F32>;
				1157
				1158	} // End SubtargetPredicate = isSICI
				1159
Tom Stellard	e1818af	2016-02-18 03:42:32 +0000	[diff] [blame]	1160	let SubtargetPredicate = isVI, DisableSIDecoder = 1 in {
Marek Olsak	707a6d0	2015-02-03 21:53:01 +0000	[diff] [blame]	1161
				1162	defm V_LSHLREV_B64 : VOP3Inst <vop3<0, 0x28f>, "v_lshlrev_b64",
				1163	VOP_I64_I32_I64
				1164	>;
				1165	defm V_LSHRREV_B64 : VOP3Inst <vop3<0, 0x290>, "v_lshrrev_b64",
				1166	VOP_I64_I32_I64
				1167	>;
				1168	defm V_ASHRREV_I64 : VOP3Inst <vop3<0, 0x291>, "v_ashrrev_i64",
				1169	VOP_I64_I32_I64
				1170	>;
				1171
				1172	} // End SubtargetPredicate = isVI
				1173
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	1174	//===----------------------------------------------------------------------===//
				1175	// Pseudo Instructions
				1176	//===----------------------------------------------------------------------===//
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1177
				1178	let hasSideEffects = 0, mayLoad = 0, mayStore = 0, Uses = [EXEC] in {
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1179
Marek Olsak	7d77728	2015-03-24 13:40:15 +0000	[diff] [blame]	1180	// For use in patterns
Tom Stellard	cc4c871	2016-02-16 18:14:56 +0000	[diff] [blame]	1181	def V_CNDMASK_B64_PSEUDO : VOP3Common <(outs VReg_64:$vdst),
Sam Kolton	1eeb11b	2016-09-09 14:44:04 +0000	[diff] [blame]	1182	(ins VSrc_b64:$src0, VSrc_b64:$src1, SSrc_b64:$src2), "", []> {
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1183	let isPseudo = 1;
				1184	let isCodeGenOnly = 1;
Matt Arsenault	22e4179	2016-08-27 01:00:37 +0000	[diff] [blame]	1185	let usesCustomInserter = 1;
Tom Stellard	60024a0	2014-09-24 01:33:24 +0000	[diff] [blame]	1186	}
				1187
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1188	// 64-bit vector move instruction. This is mainly used by the SIFoldOperands
				1189	// pass to enable folding of inline immediates.
Sam Kolton	1eeb11b	2016-09-09 14:44:04 +0000	[diff] [blame]	1190	def V_MOV_B64_PSEUDO : PseudoInstSI <(outs VReg_64:$vdst), (ins VSrc_b64:$src0)> {
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1191	let VALU = 1;
				1192	}
				1193	} // End let hasSideEffects = 0, mayLoad = 0, mayStore = 0, Uses = [EXEC]
				1194
Changpeng Fang	01f6062	2016-03-15 17:28:44 +0000	[diff] [blame]	1195	let usesCustomInserter = 1, SALU = 1 in {
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1196	def GET_GROUPSTATICSIZE : PseudoInstSI <(outs SReg_32:$sdst), (ins),
Changpeng Fang	01f6062	2016-03-15 17:28:44 +0000	[diff] [blame]	1197	[(set SReg_32:$sdst, (int_amdgcn_groupstaticsize))]>;
				1198	} // End let usesCustomInserter = 1, SALU = 1
				1199
Matt Arsenault	8fb3738	2013-10-11 21:03:36 +0000	[diff] [blame]	1200	// SI pseudo instructions. These are used by the CFG structurizer pass
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1201	// and should be lowered to ISA instructions prior to codegen.
				1202
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1203	let hasSideEffects = 1 in {
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1204
				1205	// Dummy terminator instruction to use after control flow instructions
				1206	// replaced with exec mask operations.
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1207	def SI_MASK_BRANCH : PseudoInstSI <
Matt Arsenault	f98a596	2016-08-27 00:42:21 +0000	[diff] [blame]	1208	(outs), (ins brtarget:$target)> {
Matt Arsenault	57431c9	2016-08-10 19:11:42 +0000	[diff] [blame]	1209	let isBranch = 0;
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1210	let isTerminator = 1;
Matt Arsenault	57431c9	2016-08-10 19:11:42 +0000	[diff] [blame]	1211	let isBarrier = 0;
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1212	let SALU = 1;
Matt Arsenault	78fc9da	2016-08-22 19:33:16 +0000	[diff] [blame]	1213	let Uses = [EXEC];
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1214	}
				1215
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1216	let isTerminator = 1 in {
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1217
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1218	def SI_IF: CFPseudoInstSI <
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1219	(outs SReg_64:$dst), (ins SReg_64:$vcc, brtarget:$target),
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1220	[(set i64:$dst, (int_amdgcn_if i1:$vcc, bb:$target))], 1, 1> {
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1221	let Constraints = "";
Matt Arsenault	c6b1350	2016-08-10 19:11:51 +0000	[diff] [blame]	1222	let Size = 8;
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1223	}
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1224
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1225	def SI_ELSE : CFPseudoInstSI <
				1226	(outs SReg_64:$dst), (ins SReg_64:$src, brtarget:$target, i1imm:$execfix), [], 1, 1> {
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1227	let Constraints = "$src = $dst";
Matt Arsenault	c6b1350	2016-08-10 19:11:51 +0000	[diff] [blame]	1228	let Size = 12;
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1229	}
				1230
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1231	def SI_LOOP : CFPseudoInstSI <
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1232	(outs), (ins SReg_64:$saved, brtarget:$target),
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1233	[(int_amdgcn_loop i64:$saved, bb:$target)], 1, 1> {
Matt Arsenault	c6b1350	2016-08-10 19:11:51 +0000	[diff] [blame]	1234	let Size = 8;
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1235	let isBranch = 1;
Matt Arsenault	c6b1350	2016-08-10 19:11:51 +0000	[diff] [blame]	1236	}
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1237
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1238	} // End isBranch = 1, isTerminator = 1
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1239
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1240	def SI_END_CF : CFPseudoInstSI <
				1241	(outs), (ins SReg_64:$saved),
				1242	[(int_amdgcn_end_cf i64:$saved)], 1, 1> {
				1243	let Size = 4;
				1244	}
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1245
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1246	def SI_BREAK : CFPseudoInstSI <
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1247	(outs SReg_64:$dst), (ins SReg_64:$src),
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1248	[(set i64:$dst, (int_amdgcn_break i64:$src))], 1> {
Matt Arsenault	c6b1350	2016-08-10 19:11:51 +0000	[diff] [blame]	1249	let Size = 4;
				1250	}
Matt Arsenault	48d70cb	2016-07-09 17:18:39 +0000	[diff] [blame]	1251
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1252	def SI_IF_BREAK : CFPseudoInstSI <
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1253	(outs SReg_64:$dst), (ins SReg_64:$vcc, SReg_64:$src),
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1254	[(set i64:$dst, (int_amdgcn_if_break i1:$vcc, i64:$src))]> {
Matt Arsenault	c6b1350	2016-08-10 19:11:51 +0000	[diff] [blame]	1255	let Size = 4;
				1256	}
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1257
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1258	def SI_ELSE_BREAK : CFPseudoInstSI <
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1259	(outs SReg_64:$dst), (ins SReg_64:$src0, SReg_64:$src1),
Matt Arsenault	c6b1350	2016-08-10 19:11:51 +0000	[diff] [blame]	1260	[(set i64:$dst, (int_amdgcn_else_break i64:$src0, i64:$src1))]> {
				1261	let Size = 4;
				1262	}
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1263
Tom Stellard	aa79834	2015-05-01 03:44:09 +0000	[diff] [blame]	1264	let Uses = [EXEC], Defs = [EXEC,VCC] in {
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1265	def SI_KILL : PseudoInstSI <
Sam Kolton	1eeb11b	2016-09-09 14:44:04 +0000	[diff] [blame]	1266	(outs), (ins VSrc_b32:$src),
Matt Arsenault	03006fd	2016-07-19 16:27:56 +0000	[diff] [blame]	1267	[(AMDGPUkill i32:$src)]> {
Matt Arsenault	786724a	2016-07-12 21:41:32 +0000	[diff] [blame]	1268	let isConvergent = 1;
				1269	let usesCustomInserter = 1;
				1270	}
				1271
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1272	def SI_KILL_TERMINATOR : SPseudoInstSI <
Sam Kolton	1eeb11b	2016-09-09 14:44:04 +0000	[diff] [blame]	1273	(outs), (ins VSrc_b32:$src)> {
Matt Arsenault	786724a	2016-07-12 21:41:32 +0000	[diff] [blame]	1274	let isTerminator = 1;
				1275	}
				1276
Tom Stellard	aa79834	2015-05-01 03:44:09 +0000	[diff] [blame]	1277	} // End Uses = [EXEC], Defs = [EXEC,VCC]
Tom Stellard	be8ebee	2013-01-18 21:15:50 +0000	[diff] [blame]	1278
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1279	} // End mayLoad = 1, mayStore = 1, hasSideEffects = 1
Tom Stellard	f879435	2012-12-19 22:10:31 +0000	[diff] [blame]	1280
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1281	def SI_PS_LIVE : PseudoInstSI <
				1282	(outs SReg_64:$dst), (ins),
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1283	[(set i1:$dst, (int_amdgcn_ps_live))]> {
				1284	let SALU = 1;
				1285	}
Nicolai Haehnle	b0c9748	2016-04-22 04:04:08 +0000	[diff] [blame]	1286
Matt Arsenault	4ac341c	2016-04-14 21:58:15 +0000	[diff] [blame]	1287	// Used as an isel pseudo to directly emit initialization with an
				1288	// s_mov_b32 rather than a copy of another initialized
				1289	// register. MachineCSE skips copies, and we don't want to have to
				1290	// fold operands before it runs.
Sam Kolton	1eeb11b	2016-09-09 14:44:04 +0000	[diff] [blame]	1291	def SI_INIT_M0 : SPseudoInstSI <(outs), (ins SSrc_b32:$src)> {
Matt Arsenault	4ac341c	2016-04-14 21:58:15 +0000	[diff] [blame]	1292	let Defs = [M0];
				1293	let usesCustomInserter = 1;
Matt Arsenault	4ac341c	2016-04-14 21:58:15 +0000	[diff] [blame]	1294	let isAsCheapAsAMove = 1;
Matt Arsenault	4ac341c	2016-04-14 21:58:15 +0000	[diff] [blame]	1295	let isReMaterializable = 1;
				1296	}
				1297
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1298	def SI_RETURN : SPseudoInstSI <
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1299	(outs), (ins variable_ops), [(AMDGPUreturn)]> {
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1300	let isTerminator = 1;
				1301	let isBarrier = 1;
				1302	let isReturn = 1;
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1303	let hasSideEffects = 1;
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1304	let hasNoSchedulingInfo = 1;
Nicolai Haehnle	a246dcc	2016-09-03 12:26:32 +0000	[diff] [blame]	1305	let DisableWQM = 1;
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1306	}
				1307
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1308	let Defs = [M0, EXEC],
Matt Arsenault	3cb4dde	2016-06-22 23:40:57 +0000	[diff] [blame]	1309	UseNamedOperandTable = 1 in {
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	1310
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1311	class SI_INDIRECT_SRC<RegisterClass rc> : VPseudoInstSI <
Matt Arsenault	cb540bc	2016-07-19 00:35:03 +0000	[diff] [blame]	1312	(outs VGPR_32:$vdst),
				1313	(ins rc:$src, VS_32:$idx, i32imm:$offset)> {
				1314	let usesCustomInserter = 1;
				1315	}
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	1316
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1317	class SI_INDIRECT_DST<RegisterClass rc> : VPseudoInstSI <
Matt Arsenault	cb540bc	2016-07-19 00:35:03 +0000	[diff] [blame]	1318	(outs rc:$vdst),
				1319	(ins rc:$src, VS_32:$idx, i32imm:$offset, VGPR_32:$val)> {
Matt Arsenault	3cb4dde	2016-06-22 23:40:57 +0000	[diff] [blame]	1320	let Constraints = "$src = $vdst";
Matt Arsenault	cb540bc	2016-07-19 00:35:03 +0000	[diff] [blame]	1321	let usesCustomInserter = 1;
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	1322	}
				1323
Matt Arsenault	2841927	2015-10-07 00:42:51 +0000	[diff] [blame]	1324	// TODO: We can support indirect SGPR access.
				1325	def SI_INDIRECT_SRC_V1 : SI_INDIRECT_SRC<VGPR_32>;
				1326	def SI_INDIRECT_SRC_V2 : SI_INDIRECT_SRC<VReg_64>;
				1327	def SI_INDIRECT_SRC_V4 : SI_INDIRECT_SRC<VReg_128>;
				1328	def SI_INDIRECT_SRC_V8 : SI_INDIRECT_SRC<VReg_256>;
				1329	def SI_INDIRECT_SRC_V16 : SI_INDIRECT_SRC<VReg_512>;
				1330
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	1331	def SI_INDIRECT_DST_V1 : SI_INDIRECT_DST<VGPR_32>;
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	1332	def SI_INDIRECT_DST_V2 : SI_INDIRECT_DST<VReg_64>;
				1333	def SI_INDIRECT_DST_V4 : SI_INDIRECT_DST<VReg_128>;
				1334	def SI_INDIRECT_DST_V8 : SI_INDIRECT_DST<VReg_256>;
				1335	def SI_INDIRECT_DST_V16 : SI_INDIRECT_DST<VReg_512>;
				1336
Matt Arsenault	cb540bc	2016-07-19 00:35:03 +0000	[diff] [blame]	1337	} // End Uses = [EXEC], Defs = [M0, EXEC]
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	1338
Tom Stellard	eba6107	2014-05-02 15:41:42 +0000	[diff] [blame]	1339	multiclass SI_SPILL_SGPR <RegisterClass sgpr_class> {
Matt Arsenault	3354f42	2016-09-10 01:20:33 +0000	[diff] [blame^]	1340	let UseNamedOperandTable = 1, SGPRSpill = 1, Uses = [EXEC] in {
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1341	def _SAVE : PseudoInstSI <
Tom Stellard	42fb60e	2015-01-14 15:42:31 +0000	[diff] [blame]	1342	(outs),
Matt Arsenault	3354f42	2016-09-10 01:20:33 +0000	[diff] [blame^]	1343	(ins sgpr_class:$data, i32imm:$addr)> {
Matt Arsenault	9a32cd3	2015-08-29 06:48:57 +0000	[diff] [blame]	1344	let mayStore = 1;
				1345	let mayLoad = 0;
				1346	}
Tom Stellard	eba6107	2014-05-02 15:41:42 +0000	[diff] [blame]	1347
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1348	def _RESTORE : PseudoInstSI <
Matt Arsenault	3354f42	2016-09-10 01:20:33 +0000	[diff] [blame^]	1349	(outs sgpr_class:$data),
				1350	(ins i32imm:$addr)> {
Matt Arsenault	9a32cd3	2015-08-29 06:48:57 +0000	[diff] [blame]	1351	let mayStore = 0;
				1352	let mayLoad = 1;
				1353	}
Tom Stellard	42fb60e	2015-01-14 15:42:31 +0000	[diff] [blame]	1354	} // End UseNamedOperandTable = 1
Tom Stellard	eba6107	2014-05-02 15:41:42 +0000	[diff] [blame]	1355	}
				1356
Matt Arsenault	2510a31	2016-09-03 06:57:55 +0000	[diff] [blame]	1357	// You cannot use M0 as the output of v_readlane_b32 instructions or
				1358	// use it in the sdata operand of SMEM instructions. We still need to
				1359	// be able to spill the physical register m0, so allow it for
				1360	// SI_SPILL_32_* instructions.
				1361	defm SI_SPILL_S32 : SI_SPILL_SGPR <SReg_32>;
Tom Stellard	eba6107	2014-05-02 15:41:42 +0000	[diff] [blame]	1362	defm SI_SPILL_S64 : SI_SPILL_SGPR <SReg_64>;
				1363	defm SI_SPILL_S128 : SI_SPILL_SGPR <SReg_128>;
				1364	defm SI_SPILL_S256 : SI_SPILL_SGPR <SReg_256>;
				1365	defm SI_SPILL_S512 : SI_SPILL_SGPR <SReg_512>;
				1366
Tom Stellard	9646890	2014-09-24 01:33:17 +0000	[diff] [blame]	1367	multiclass SI_SPILL_VGPR <RegisterClass vgpr_class> {
Matt Arsenault	7348a7e	2016-09-10 01:20:28 +0000	[diff] [blame]	1368	let UseNamedOperandTable = 1, VGPRSpill = 1,
				1369	SchedRW = [WriteVMEM] in {
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1370	def _SAVE : VPseudoInstSI <
Tom Stellard	42fb60e	2015-01-14 15:42:31 +0000	[diff] [blame]	1371	(outs),
Matt Arsenault	3354f42	2016-09-10 01:20:33 +0000	[diff] [blame^]	1372	(ins vgpr_class:$vdata, i32imm:$vaddr, SReg_128:$scratch_rsrc,
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1373	SReg_32:$scratch_offset, i32imm:$offset)> {
Matt Arsenault	9a32cd3	2015-08-29 06:48:57 +0000	[diff] [blame]	1374	let mayStore = 1;
				1375	let mayLoad = 0;
Matt Arsenault	ac42ba8	2016-09-03 17:25:44 +0000	[diff] [blame]	1376	// (2 * 4) + (8 * num_subregs) bytes maximum
				1377	let Size = !add(!shl(!srl(vgpr_class.Size, 5), 3), 8);
Matt Arsenault	9a32cd3	2015-08-29 06:48:57 +0000	[diff] [blame]	1378	}
Tom Stellard	9646890	2014-09-24 01:33:17 +0000	[diff] [blame]	1379
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1380	def _RESTORE : VPseudoInstSI <
Matt Arsenault	3354f42	2016-09-10 01:20:33 +0000	[diff] [blame^]	1381	(outs vgpr_class:$vdata),
				1382	(ins i32imm:$vaddr, SReg_128:$scratch_rsrc, SReg_32:$scratch_offset,
Matt Arsenault	9babdf4	2016-06-22 20:15:28 +0000	[diff] [blame]	1383	i32imm:$offset)> {
Matt Arsenault	9a32cd3	2015-08-29 06:48:57 +0000	[diff] [blame]	1384	let mayStore = 0;
				1385	let mayLoad = 1;
Matt Arsenault	ac42ba8	2016-09-03 17:25:44 +0000	[diff] [blame]	1386
				1387	// (2 * 4) + (8 * num_subregs) bytes maximum
				1388	let Size = !add(!shl(!srl(vgpr_class.Size, 5), 3), 8);
Matt Arsenault	9a32cd3	2015-08-29 06:48:57 +0000	[diff] [blame]	1389	}
Matt Arsenault	7348a7e	2016-09-10 01:20:28 +0000	[diff] [blame]	1390	} // End UseNamedOperandTable = 1, VGPRSpill = 1, SchedRW = [WriteVMEM]
Tom Stellard	9646890	2014-09-24 01:33:17 +0000	[diff] [blame]	1391	}
				1392
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	1393	defm SI_SPILL_V32 : SI_SPILL_VGPR <VGPR_32>;
Tom Stellard	9646890	2014-09-24 01:33:17 +0000	[diff] [blame]	1394	defm SI_SPILL_V64 : SI_SPILL_VGPR <VReg_64>;
				1395	defm SI_SPILL_V96 : SI_SPILL_VGPR <VReg_96>;
				1396	defm SI_SPILL_V128 : SI_SPILL_VGPR <VReg_128>;
				1397	defm SI_SPILL_V256 : SI_SPILL_VGPR <VReg_256>;
				1398	defm SI_SPILL_V512 : SI_SPILL_VGPR <VReg_512>;
				1399
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1400	def SI_PC_ADD_REL_OFFSET : SPseudoInstSI <
Tom Stellard	067c815	2014-07-21 14:01:14 +0000	[diff] [blame]	1401	(outs SReg_64:$dst),
Tom Stellard	bf3e6e5	2016-06-14 20:29:59 +0000	[diff] [blame]	1402	(ins si_ga:$ptr),
Matt Arsenault	fc7e6a0	2016-07-12 00:23:17 +0000	[diff] [blame]	1403	[(set SReg_64:$dst, (i64 (SIpc_add_rel_offset (tglobaladdr:$ptr))))]> {
Matt Arsenault	71ed8a6	2016-08-27 03:00:51 +0000	[diff] [blame]	1404	let Defs = [SCC];
Matt Arsenault	d092a06	2015-10-02 18:58:37 +0000	[diff] [blame]	1405	}
Tom Stellard	067c815	2014-07-21 14:01:14 +0000	[diff] [blame]	1406
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1407	} // End SubtargetPredicate = isGCN
Tom Stellard	0e70de5	2014-05-16 20:56:45 +0000	[diff] [blame]	1408
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	1409	let Predicates = [isGCN] in {
Tom Stellard	0e70de5	2014-05-16 20:56:45 +0000	[diff] [blame]	1410
Nicolai Haehnle	3b57200	2016-07-28 11:39:24 +0000	[diff] [blame]	1411	def : Pat<
				1412	(int_amdgcn_else i64:$src, bb:$target),
				1413	(SI_ELSE $src, $target, 0)
				1414	>;
				1415
Tom Stellard	be8ebee	2013-01-18 21:15:50 +0000	[diff] [blame]	1416	def : Pat <
				1417	(int_AMDGPU_kilp),
Michel Danzer	9e61c4b	2014-02-27 01:47:09 +0000	[diff] [blame]	1418	(SI_KILL 0xbf800000)
Tom Stellard	be8ebee	2013-01-18 21:15:50 +0000	[diff] [blame]	1419	>;
				1420
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1421	/* int_SI_vs_load_input */
				1422	def : Pat<
Tom Stellard	bc5b537	2014-06-13 16:38:59 +0000	[diff] [blame]	1423	(SIload_input v4i32:$tlst, imm:$attr_offset, i32:$buf_idx_vgpr),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	1424	(BUFFER_LOAD_FORMAT_XYZW_IDXEN $buf_idx_vgpr, $tlst, 0, imm:$attr_offset, 0, 0, 0)
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1425	>;
				1426
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1427	def : Pat <
				1428	(int_SI_export imm:$en, imm:$vm, imm:$done, imm:$tgt, imm:$compr,
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1429	f32:$src0, f32:$src1, f32:$src2, f32:$src3),
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1430	(EXP imm:$en, imm:$tgt, imm:$compr, imm:$done, imm:$vm,
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1431	$src0, $src1, $src2, $src3)
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1432	>;
				1433
Tom Stellard	8d6d449	2014-04-22 16:33:57 +0000	[diff] [blame]	1434	//===----------------------------------------------------------------------===//
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1435	// buffer_load/store_format patterns
				1436	//===----------------------------------------------------------------------===//
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1437
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1438	multiclass MUBUF_LoadIntrinsicPat<SDPatternOperator name, ValueType vt,
				1439	string opcode> {
Nicolai Haehnle	95e8ffd	2016-03-18 16:24:40 +0000	[diff] [blame]	1440	def : Pat<
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1441	(vt (name v4i32:$rsrc, 0,
				1442	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1443	imm:$glc, imm:$slc)),
Nicolai Haehnle	95e8ffd	2016-03-18 16:24:40 +0000	[diff] [blame]	1444	(!cast<MUBUF>(opcode # _OFFSET) $rsrc, $soffset, (as_i16imm $offset),
				1445	(as_i1imm $glc), (as_i1imm $slc), 0)
				1446	>;
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1447
Nicolai Haehnle	95e8ffd	2016-03-18 16:24:40 +0000	[diff] [blame]	1448	def : Pat<
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1449	(vt (name v4i32:$rsrc, i32:$vindex,
				1450	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1451	imm:$glc, imm:$slc)),
Nicolai Haehnle	95e8ffd	2016-03-18 16:24:40 +0000	[diff] [blame]	1452	(!cast<MUBUF>(opcode # _IDXEN) $vindex, $rsrc, $soffset, (as_i16imm $offset),
				1453	(as_i1imm $glc), (as_i1imm $slc), 0)
				1454	>;
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1455
Nicolai Haehnle	95e8ffd	2016-03-18 16:24:40 +0000	[diff] [blame]	1456	def : Pat<
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1457	(vt (name v4i32:$rsrc, 0,
				1458	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1459	imm:$glc, imm:$slc)),
Nicolai Haehnle	95e8ffd	2016-03-18 16:24:40 +0000	[diff] [blame]	1460	(!cast<MUBUF>(opcode # _OFFEN) $voffset, $rsrc, $soffset, (as_i16imm $offset),
				1461	(as_i1imm $glc), (as_i1imm $slc), 0)
				1462	>;
				1463
				1464	def : Pat<
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1465	(vt (name v4i32:$rsrc, i32:$vindex,
				1466	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1467	imm:$glc, imm:$slc)),
Nicolai Haehnle	95e8ffd	2016-03-18 16:24:40 +0000	[diff] [blame]	1468	(!cast<MUBUF>(opcode # _BOTHEN)
				1469	(REG_SEQUENCE VReg_64, $vindex, sub0, $voffset, sub1),
				1470	$rsrc, $soffset, (as_i16imm $offset),
				1471	(as_i1imm $glc), (as_i1imm $slc), 0)
				1472	>;
				1473	}
				1474
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1475	defm : MUBUF_LoadIntrinsicPat<int_amdgcn_buffer_load_format, f32, "BUFFER_LOAD_FORMAT_X">;
				1476	defm : MUBUF_LoadIntrinsicPat<int_amdgcn_buffer_load_format, v2f32, "BUFFER_LOAD_FORMAT_XY">;
				1477	defm : MUBUF_LoadIntrinsicPat<int_amdgcn_buffer_load_format, v4f32, "BUFFER_LOAD_FORMAT_XYZW">;
				1478	defm : MUBUF_LoadIntrinsicPat<int_amdgcn_buffer_load, f32, "BUFFER_LOAD_DWORD">;
				1479	defm : MUBUF_LoadIntrinsicPat<int_amdgcn_buffer_load, v2f32, "BUFFER_LOAD_DWORDX2">;
				1480	defm : MUBUF_LoadIntrinsicPat<int_amdgcn_buffer_load, v4f32, "BUFFER_LOAD_DWORDX4">;
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1481
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1482	multiclass MUBUF_StoreIntrinsicPat<SDPatternOperator name, ValueType vt,
				1483	string opcode> {
				1484	def : Pat<
				1485	(name vt:$vdata, v4i32:$rsrc, 0,
				1486	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1487	imm:$glc, imm:$slc),
Nicolai Haehnle	8a482b3	2016-08-02 19:31:14 +0000	[diff] [blame]	1488	(!cast<MUBUF>(opcode # _OFFSET_exact) $vdata, $rsrc, $soffset, (as_i16imm $offset),
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1489	(as_i1imm $glc), (as_i1imm $slc), 0)
				1490	>;
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1491
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1492	def : Pat<
				1493	(name vt:$vdata, v4i32:$rsrc, i32:$vindex,
				1494	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1495	imm:$glc, imm:$slc),
Nicolai Haehnle	8a482b3	2016-08-02 19:31:14 +0000	[diff] [blame]	1496	(!cast<MUBUF>(opcode # _IDXEN_exact) $vdata, $vindex, $rsrc, $soffset,
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1497	(as_i16imm $offset), (as_i1imm $glc),
				1498	(as_i1imm $slc), 0)
				1499	>;
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1500
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1501	def : Pat<
				1502	(name vt:$vdata, v4i32:$rsrc, 0,
				1503	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1504	imm:$glc, imm:$slc),
Nicolai Haehnle	8a482b3	2016-08-02 19:31:14 +0000	[diff] [blame]	1505	(!cast<MUBUF>(opcode # _OFFEN_exact) $vdata, $voffset, $rsrc, $soffset,
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1506	(as_i16imm $offset), (as_i1imm $glc),
				1507	(as_i1imm $slc), 0)
				1508	>;
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1509
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1510	def : Pat<
				1511	(name vt:$vdata, v4i32:$rsrc, i32:$vindex,
				1512	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1513	imm:$glc, imm:$slc),
Nicolai Haehnle	8a482b3	2016-08-02 19:31:14 +0000	[diff] [blame]	1514	(!cast<MUBUF>(opcode # _BOTHEN_exact)
Nicolai Haehnle	df77c9a	2016-04-12 21:18:10 +0000	[diff] [blame]	1515	$vdata,
				1516	(REG_SEQUENCE VReg_64, $vindex, sub0, $voffset, sub1),
				1517	$rsrc, $soffset, (as_i16imm $offset),
				1518	(as_i1imm $glc), (as_i1imm $slc), 0)
				1519	>;
				1520	}
				1521
				1522	defm : MUBUF_StoreIntrinsicPat<int_amdgcn_buffer_store_format, f32, "BUFFER_STORE_FORMAT_X">;
				1523	defm : MUBUF_StoreIntrinsicPat<int_amdgcn_buffer_store_format, v2f32, "BUFFER_STORE_FORMAT_XY">;
				1524	defm : MUBUF_StoreIntrinsicPat<int_amdgcn_buffer_store_format, v4f32, "BUFFER_STORE_FORMAT_XYZW">;
				1525	defm : MUBUF_StoreIntrinsicPat<int_amdgcn_buffer_store, f32, "BUFFER_STORE_DWORD">;
				1526	defm : MUBUF_StoreIntrinsicPat<int_amdgcn_buffer_store, v2f32, "BUFFER_STORE_DWORDX2">;
				1527	defm : MUBUF_StoreIntrinsicPat<int_amdgcn_buffer_store, v4f32, "BUFFER_STORE_DWORDX4">;
Nicolai Haehnle	b142770	2016-03-10 18:43:50 +0000	[diff] [blame]	1528
				1529	//===----------------------------------------------------------------------===//
Nicolai Haehnle	ad63638	2016-03-18 16:24:31 +0000	[diff] [blame]	1530	// buffer_atomic patterns
				1531	//===----------------------------------------------------------------------===//
				1532	multiclass BufferAtomicPatterns<SDPatternOperator name, string opcode> {
				1533	def : Pat<
				1534	(name i32:$vdata_in, v4i32:$rsrc, 0,
				1535	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1536	imm:$slc),
				1537	(!cast<MUBUF>(opcode # _RTN_OFFSET) $vdata_in, $rsrc, $soffset,
				1538	(as_i16imm $offset), (as_i1imm $slc))
				1539	>;
				1540
				1541	def : Pat<
				1542	(name i32:$vdata_in, v4i32:$rsrc, i32:$vindex,
				1543	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1544	imm:$slc),
				1545	(!cast<MUBUF>(opcode # _RTN_IDXEN) $vdata_in, $vindex, $rsrc, $soffset,
				1546	(as_i16imm $offset), (as_i1imm $slc))
				1547	>;
				1548
				1549	def : Pat<
				1550	(name i32:$vdata_in, v4i32:$rsrc, 0,
				1551	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1552	imm:$slc),
				1553	(!cast<MUBUF>(opcode # _RTN_OFFEN) $vdata_in, $voffset, $rsrc, $soffset,
				1554	(as_i16imm $offset), (as_i1imm $slc))
				1555	>;
				1556
				1557	def : Pat<
				1558	(name i32:$vdata_in, v4i32:$rsrc, i32:$vindex,
				1559	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1560	imm:$slc),
				1561	(!cast<MUBUF>(opcode # _RTN_BOTHEN)
				1562	$vdata_in,
				1563	(REG_SEQUENCE VReg_64, $vindex, sub0, $voffset, sub1),
				1564	$rsrc, $soffset, (as_i16imm $offset), (as_i1imm $slc))
				1565	>;
				1566	}
				1567
				1568	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_swap, "BUFFER_ATOMIC_SWAP">;
				1569	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_add, "BUFFER_ATOMIC_ADD">;
				1570	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_sub, "BUFFER_ATOMIC_SUB">;
				1571	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_smin, "BUFFER_ATOMIC_SMIN">;
				1572	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_umin, "BUFFER_ATOMIC_UMIN">;
				1573	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_smax, "BUFFER_ATOMIC_SMAX">;
				1574	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_umax, "BUFFER_ATOMIC_UMAX">;
				1575	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_and, "BUFFER_ATOMIC_AND">;
				1576	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_or, "BUFFER_ATOMIC_OR">;
				1577	defm : BufferAtomicPatterns<int_amdgcn_buffer_atomic_xor, "BUFFER_ATOMIC_XOR">;
				1578
				1579	def : Pat<
				1580	(int_amdgcn_buffer_atomic_cmpswap
				1581	i32:$data, i32:$cmp, v4i32:$rsrc, 0,
				1582	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1583	imm:$slc),
				1584	(EXTRACT_SUBREG
				1585	(BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET
				1586	(REG_SEQUENCE VReg_64, $data, sub0, $cmp, sub1),
				1587	$rsrc, $soffset, (as_i16imm $offset), (as_i1imm $slc)),
				1588	sub0)
				1589	>;
				1590
				1591	def : Pat<
				1592	(int_amdgcn_buffer_atomic_cmpswap
				1593	i32:$data, i32:$cmp, v4i32:$rsrc, i32:$vindex,
				1594	(MUBUFIntrinsicOffset i32:$soffset, i16:$offset),
				1595	imm:$slc),
				1596	(EXTRACT_SUBREG
				1597	(BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN
				1598	(REG_SEQUENCE VReg_64, $data, sub0, $cmp, sub1),
				1599	$vindex, $rsrc, $soffset, (as_i16imm $offset), (as_i1imm $slc)),
				1600	sub0)
				1601	>;
				1602
				1603	def : Pat<
				1604	(int_amdgcn_buffer_atomic_cmpswap
				1605	i32:$data, i32:$cmp, v4i32:$rsrc, 0,
				1606	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1607	imm:$slc),
				1608	(EXTRACT_SUBREG
				1609	(BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN
				1610	(REG_SEQUENCE VReg_64, $data, sub0, $cmp, sub1),
				1611	$voffset, $rsrc, $soffset, (as_i16imm $offset), (as_i1imm $slc)),
				1612	sub0)
				1613	>;
				1614
				1615	def : Pat<
				1616	(int_amdgcn_buffer_atomic_cmpswap
				1617	i32:$data, i32:$cmp, v4i32:$rsrc, i32:$vindex,
				1618	(MUBUFIntrinsicVOffset i32:$soffset, i16:$offset, i32:$voffset),
				1619	imm:$slc),
				1620	(EXTRACT_SUBREG
				1621	(BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN
				1622	(REG_SEQUENCE VReg_64, $data, sub0, $cmp, sub1),
				1623	(REG_SEQUENCE VReg_64, $vindex, sub0, $voffset, sub1),
				1624	$rsrc, $soffset, (as_i16imm $offset), (as_i1imm $slc)),
				1625	sub0)
				1626	>;
				1627
Changpeng Fang	278a5b3	2016-03-10 16:47:15 +0000	[diff] [blame]	1628	//===----------------------------------------------------------------------===//
Wei Ding	07e0371	2016-07-28 16:42:13 +0000	[diff] [blame]	1629	// V_ICMPIntrinsic Pattern.
				1630	//===----------------------------------------------------------------------===//
				1631	class ICMP_Pattern <PatLeaf cond, Instruction inst, ValueType vt> : Pat <
				1632	(AMDGPUsetcc vt:$src0, vt:$src1, cond),
				1633	(inst $src0, $src1)
				1634	>;
				1635
				1636	def : ICMP_Pattern <COND_EQ, V_CMP_EQ_I32_e64, i32>;
				1637	def : ICMP_Pattern <COND_NE, V_CMP_NE_I32_e64, i32>;
				1638	def : ICMP_Pattern <COND_UGT, V_CMP_GT_U32_e64, i32>;
				1639	def : ICMP_Pattern <COND_UGE, V_CMP_GE_U32_e64, i32>;
				1640	def : ICMP_Pattern <COND_ULT, V_CMP_LT_U32_e64, i32>;
				1641	def : ICMP_Pattern <COND_ULE, V_CMP_LE_U32_e64, i32>;
				1642	def : ICMP_Pattern <COND_SGT, V_CMP_GT_I32_e64, i32>;
				1643	def : ICMP_Pattern <COND_SGE, V_CMP_GE_I32_e64, i32>;
				1644	def : ICMP_Pattern <COND_SLT, V_CMP_LT_I32_e64, i32>;
				1645	def : ICMP_Pattern <COND_SLE, V_CMP_LE_I32_e64, i32>;
				1646
				1647	def : ICMP_Pattern <COND_EQ, V_CMP_EQ_I64_e64, i64>;
				1648	def : ICMP_Pattern <COND_NE, V_CMP_NE_I64_e64, i64>;
				1649	def : ICMP_Pattern <COND_UGT, V_CMP_GT_U64_e64, i64>;
				1650	def : ICMP_Pattern <COND_UGE, V_CMP_GE_U64_e64, i64>;
				1651	def : ICMP_Pattern <COND_ULT, V_CMP_LT_U64_e64, i64>;
				1652	def : ICMP_Pattern <COND_ULE, V_CMP_LE_U64_e64, i64>;
				1653	def : ICMP_Pattern <COND_SGT, V_CMP_GT_I64_e64, i64>;
				1654	def : ICMP_Pattern <COND_SGE, V_CMP_GE_I64_e64, i64>;
				1655	def : ICMP_Pattern <COND_SLT, V_CMP_LT_I64_e64, i64>;
				1656	def : ICMP_Pattern <COND_SLE, V_CMP_LE_I64_e64, i64>;
				1657
				1658	class FCMP_Pattern <PatLeaf cond, Instruction inst, ValueType vt> : Pat <
				1659	(i64 (AMDGPUsetcc (vt (VOP3Mods vt:$src0, i32:$src0_modifiers)),
				1660	(vt (VOP3Mods vt:$src1, i32:$src1_modifiers)), cond)),
				1661	(inst $src0_modifiers, $src0, $src1_modifiers, $src1,
				1662	DSTCLAMP.NONE, DSTOMOD.NONE)
				1663	>;
				1664
				1665	def : FCMP_Pattern <COND_OEQ, V_CMP_EQ_F32_e64, f32>;
				1666	def : FCMP_Pattern <COND_ONE, V_CMP_NEQ_F32_e64, f32>;
				1667	def : FCMP_Pattern <COND_OGT, V_CMP_GT_F32_e64, f32>;
				1668	def : FCMP_Pattern <COND_OGE, V_CMP_GE_F32_e64, f32>;
				1669	def : FCMP_Pattern <COND_OLT, V_CMP_LT_F32_e64, f32>;
				1670	def : FCMP_Pattern <COND_OLE, V_CMP_LE_F32_e64, f32>;
				1671
				1672	def : FCMP_Pattern <COND_OEQ, V_CMP_EQ_F64_e64, f64>;
				1673	def : FCMP_Pattern <COND_ONE, V_CMP_NEQ_F64_e64, f64>;
				1674	def : FCMP_Pattern <COND_OGT, V_CMP_GT_F64_e64, f64>;
				1675	def : FCMP_Pattern <COND_OGE, V_CMP_GE_F64_e64, f64>;
				1676	def : FCMP_Pattern <COND_OLT, V_CMP_LT_F64_e64, f64>;
				1677	def : FCMP_Pattern <COND_OLE, V_CMP_LE_F64_e64, f64>;
				1678
				1679	def : FCMP_Pattern <COND_UEQ, V_CMP_NLG_F32_e64, f32>;
				1680	def : FCMP_Pattern <COND_UNE, V_CMP_NEQ_F32_e64, f32>;
				1681	def : FCMP_Pattern <COND_UGT, V_CMP_NLE_F32_e64, f32>;
				1682	def : FCMP_Pattern <COND_UGE, V_CMP_NLT_F32_e64, f32>;
				1683	def : FCMP_Pattern <COND_ULT, V_CMP_NGE_F32_e64, f32>;
				1684	def : FCMP_Pattern <COND_ULE, V_CMP_NGT_F32_e64, f32>;
				1685
				1686	def : FCMP_Pattern <COND_UEQ, V_CMP_NLG_F64_e64, f64>;
				1687	def : FCMP_Pattern <COND_UNE, V_CMP_NEQ_F64_e64, f64>;
				1688	def : FCMP_Pattern <COND_UGT, V_CMP_NLE_F64_e64, f64>;
				1689	def : FCMP_Pattern <COND_UGE, V_CMP_NLT_F64_e64, f64>;
				1690	def : FCMP_Pattern <COND_ULT, V_CMP_NGE_F64_e64, f64>;
				1691	def : FCMP_Pattern <COND_ULE, V_CMP_NGT_F64_e64, f64>;
Tom Stellard	a6f24c6	2015-12-15 20:55:55 +0000	[diff] [blame]	1692
Tom Stellard	ae4c9e7	2014-06-20 17:06:11 +0000	[diff] [blame]	1693	//===----------------------------------------------------------------------===//
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1694	// VOP1 Patterns
				1695	//===----------------------------------------------------------------------===//
				1696
Matt Arsenault	22ca3f8	2014-07-15 23:50:10 +0000	[diff] [blame]	1697	let Predicates = [UnsafeFPMath] in {
Matt Arsenault	0bbcd8b	2015-02-14 04:30:08 +0000	[diff] [blame]	1698
				1699	//def : RcpPat<V_RCP_F64_e32, f64>;
				1700	//defm : RsqPat<V_RSQ_F64_e32, f64>;
				1701	//defm : RsqPat<V_RSQ_F32_e32, f32>;
				1702
				1703	def : RsqPat<V_RSQ_F32_e32, f32>;
				1704	def : RsqPat<V_RSQ_F64_e32, f64>;
Matt Arsenault	7401516	2016-05-28 00:19:52 +0000	[diff] [blame]	1705
				1706	// Convert (x - floor(x)) to fract(x)
				1707	def : Pat <
				1708	(f32 (fsub (f32 (VOP3Mods f32:$x, i32:$mods)),
				1709	(f32 (ffloor (f32 (VOP3Mods f32:$x, i32:$mods)))))),
				1710	(V_FRACT_F32_e64 $mods, $x, DSTCLAMP.NONE, DSTOMOD.NONE)
				1711	>;
				1712
				1713	// Convert (x + (-floor(x))) to fract(x)
				1714	def : Pat <
				1715	(f64 (fadd (f64 (VOP3Mods f64:$x, i32:$mods)),
				1716	(f64 (fneg (f64 (ffloor (f64 (VOP3Mods f64:$x, i32:$mods)))))))),
				1717	(V_FRACT_F64_e64 $mods, $x, DSTCLAMP.NONE, DSTOMOD.NONE)
				1718	>;
				1719
				1720	} // End Predicates = [UnsafeFPMath]
Matt Arsenault	e9fa3b8	2014-07-15 20:18:31 +0000	[diff] [blame]	1721
Matt Arsenault	a0050b0	2014-06-19 01:19:19 +0000	[diff] [blame]	1722	//===----------------------------------------------------------------------===//
Tom Stellard	58ac744	2014-04-29 23:12:48 +0000	[diff] [blame]	1723	// VOP2 Patterns
				1724	//===----------------------------------------------------------------------===//
				1725
Tom Stellard	ae4c9e7	2014-06-20 17:06:11 +0000	[diff] [blame]	1726	def : Pat <
				1727	(i32 (add (i32 (ctpop i32:$popcnt)), i32:$val)),
Matt Arsenault	49dd428	2014-09-15 17:15:02 +0000	[diff] [blame]	1728	(V_BCNT_U32_B32_e64 $popcnt, $val)
Tom Stellard	ae4c9e7	2014-06-20 17:06:11 +0000	[diff] [blame]	1729	>;
				1730
Tom Stellard	5224df3	2015-03-10 16:16:44 +0000	[diff] [blame]	1731	def : Pat <
				1732	(i32 (select i1:$src0, i32:$src1, i32:$src2)),
				1733	(V_CNDMASK_B32_e64 $src2, $src1, $src0)
				1734	>;
				1735
Tom Stellard	db5a11f	2015-07-13 15:47:57 +0000	[diff] [blame]	1736	// Pattern for V_MAC_F32
				1737	def : Pat <
				1738	(fmad (VOP3NoMods0 f32:$src0, i32:$src0_modifiers, i1:$clamp, i32:$omod),
				1739	(VOP3NoMods f32:$src1, i32:$src1_modifiers),
				1740	(VOP3NoMods f32:$src2, i32:$src2_modifiers)),
				1741	(V_MAC_F32_e64 $src0_modifiers, $src0, $src1_modifiers, $src1,
				1742	$src2_modifiers, $src2, $clamp, $omod)
				1743	>;
				1744
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1745	/******** ============================================ ********/
				1746	/******** Extraction, Insertion, Building and Casting ********/
				1747	/******** ============================================ ********/
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1748
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1749	foreach Index = 0-2 in {
				1750	def Extract_Element_v2i32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1751	i32, v2i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1752	>;
				1753	def Insert_Element_v2i32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1754	i32, v2i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1755	>;
				1756
				1757	def Extract_Element_v2f32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1758	f32, v2f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1759	>;
				1760	def Insert_Element_v2f32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1761	f32, v2f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1762	>;
				1763	}
				1764
				1765	foreach Index = 0-3 in {
				1766	def Extract_Element_v4i32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1767	i32, v4i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1768	>;
				1769	def Insert_Element_v4i32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1770	i32, v4i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1771	>;
				1772
				1773	def Extract_Element_v4f32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1774	f32, v4f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1775	>;
				1776	def Insert_Element_v4f32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1777	f32, v4f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1778	>;
				1779	}
				1780
				1781	foreach Index = 0-7 in {
				1782	def Extract_Element_v8i32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1783	i32, v8i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1784	>;
				1785	def Insert_Element_v8i32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1786	i32, v8i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1787	>;
				1788
				1789	def Extract_Element_v8f32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1790	f32, v8f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1791	>;
				1792	def Insert_Element_v8f32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1793	f32, v8f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1794	>;
				1795	}
				1796
				1797	foreach Index = 0-15 in {
				1798	def Extract_Element_v16i32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1799	i32, v16i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1800	>;
				1801	def Insert_Element_v16i32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1802	i32, v16i32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1803	>;
				1804
				1805	def Extract_Element_v16f32_#Index : Extract_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1806	f32, v16f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1807	>;
				1808	def Insert_Element_v16f32_#Index : Insert_Element <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1809	f32, v16f32, Index, !cast<SubRegIndex>(sub#Index)
Christian Konig	4a1b9c3	2013-03-18 11:34:10 +0000	[diff] [blame]	1810	>;
				1811	}
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1812
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1813	// FIXME: Why do only some of these type combinations for SReg and
				1814	// VReg?
				1815	// 32-bit bitcast
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	1816	def : BitConvert <i32, f32, VGPR_32>;
Tom Stellard	45c0b3a	2015-01-07 20:59:25 +0000	[diff] [blame]	1817	def : BitConvert <f32, i32, VGPR_32>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1818	def : BitConvert <i32, f32, SReg_32>;
				1819	def : BitConvert <f32, i32, SReg_32>;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1820
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1821	// 64-bit bitcast
Tom Stellard	7512c08	2013-07-12 18:14:56 +0000	[diff] [blame]	1822	def : BitConvert <i64, f64, VReg_64>;
Tom Stellard	7512c08	2013-07-12 18:14:56 +0000	[diff] [blame]	1823	def : BitConvert <f64, i64, VReg_64>;
Tom Stellard	ed2f614	2013-07-18 21:43:42 +0000	[diff] [blame]	1824	def : BitConvert <v2i32, v2f32, VReg_64>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1825	def : BitConvert <v2f32, v2i32, VReg_64>;
Tom Stellard	7ea3d6d	2014-03-31 14:01:55 +0000	[diff] [blame]	1826	def : BitConvert <i64, v2i32, VReg_64>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1827	def : BitConvert <v2i32, i64, VReg_64>;
Matt Arsenault	064c206	2014-06-11 17:40:32 +0000	[diff] [blame]	1828	def : BitConvert <i64, v2f32, VReg_64>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1829	def : BitConvert <v2f32, i64, VReg_64>;
Tom Stellard	8f30721	2015-12-15 17:11:17 +0000	[diff] [blame]	1830	def : BitConvert <f64, v2f32, VReg_64>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1831	def : BitConvert <v2f32, f64, VReg_64>;
Matt Arsenault	2acc7a4	2014-06-11 19:31:13 +0000	[diff] [blame]	1832	def : BitConvert <f64, v2i32, VReg_64>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1833	def : BitConvert <v2i32, f64, VReg_64>;
Tom Stellard	8374720	2013-07-18 21:43:53 +0000	[diff] [blame]	1834	def : BitConvert <v4i32, v4f32, VReg_128>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1835	def : BitConvert <v4f32, v4i32, VReg_128>;
Tom Stellard	8374720	2013-07-18 21:43:53 +0000	[diff] [blame]	1836
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1837	// 128-bit bitcast
Matt Arsenault	61001bb	2015-11-25 19:58:34 +0000	[diff] [blame]	1838	def : BitConvert <v2i64, v4i32, SReg_128>;
				1839	def : BitConvert <v4i32, v2i64, SReg_128>;
Tom Stellard	8f30721	2015-12-15 17:11:17 +0000	[diff] [blame]	1840	def : BitConvert <v2f64, v4f32, VReg_128>;
Matt Arsenault	61001bb	2015-11-25 19:58:34 +0000	[diff] [blame]	1841	def : BitConvert <v2f64, v4i32, VReg_128>;
Tom Stellard	8f30721	2015-12-15 17:11:17 +0000	[diff] [blame]	1842	def : BitConvert <v4f32, v2f64, VReg_128>;
Matt Arsenault	61001bb	2015-11-25 19:58:34 +0000	[diff] [blame]	1843	def : BitConvert <v4i32, v2f64, VReg_128>;
Matt Arsenault	e57206d	2016-05-25 18:07:36 +0000	[diff] [blame]	1844	def : BitConvert <v2i64, v2f64, VReg_128>;
				1845	def : BitConvert <v2f64, v2i64, VReg_128>;
Matt Arsenault	61001bb	2015-11-25 19:58:34 +0000	[diff] [blame]	1846
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1847	// 256-bit bitcast
Tom Stellard	967bf58	2014-02-13 23:34:15 +0000	[diff] [blame]	1848	def : BitConvert <v8i32, v8f32, SReg_256>;
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1849	def : BitConvert <v8f32, v8i32, SReg_256>;
Matt Arsenault	f5958dd	2014-02-02 00:05:35 +0000	[diff] [blame]	1850	def : BitConvert <v8i32, v8f32, VReg_256>;
				1851	def : BitConvert <v8f32, v8i32, VReg_256>;
Tom Stellard	20ee94f	2013-08-14 22:22:09 +0000	[diff] [blame]	1852
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	1853	// 512-bit bitcast
Matt Arsenault	f5958dd	2014-02-02 00:05:35 +0000	[diff] [blame]	1854	def : BitConvert <v16i32, v16f32, VReg_512>;
				1855	def : BitConvert <v16f32, v16i32, VReg_512>;
				1856
Christian Konig	8dbe6f6	2013-02-21 15:17:27 +0000	[diff] [blame]	1857	/******** =================== ********/
				1858	/******** Src & Dst modifiers ********/
				1859	/******** =================== ********/
				1860
				1861	def : Pat <
Matt Arsenault	1cffa4c	2014-11-13 19:49:04 +0000	[diff] [blame]	1862	(AMDGPUclamp (VOP3Mods0Clamp f32:$src0, i32:$src0_modifiers, i32:$omod),
				1863	(f32 FP_ZERO), (f32 FP_ONE)),
				1864	(V_ADD_F32_e64 $src0_modifiers, $src0, 0, 0, 1, $omod)
Christian Konig	8dbe6f6	2013-02-21 15:17:27 +0000	[diff] [blame]	1865	>;
				1866
Michel Danzer	624b02a	2014-02-04 07:12:38 +0000	[diff] [blame]	1867	/******** ================================ ********/
				1868	/******** Floating point absolute/negative ********/
				1869	/******** ================================ ********/
				1870
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1871	// Prevent expanding both fneg and fabs.
Michel Danzer	624b02a	2014-02-04 07:12:38 +0000	[diff] [blame]	1872
Michel Danzer	624b02a	2014-02-04 07:12:38 +0000	[diff] [blame]	1873	def : Pat <
				1874	(fneg (fabs f32:$src)),
Matt Arsenault	124384f	2016-09-09 23:32:53 +0000	[diff] [blame]	1875	(S_OR_B32 $src, (S_MOV_B32 0x80000000)) // Set sign bit
Michel Danzer	624b02a	2014-02-04 07:12:38 +0000	[diff] [blame]	1876	>;
				1877
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1878	// FIXME: Should use S_OR_B32
Matt Arsenault	13623d0	2014-08-15 18:42:18 +0000	[diff] [blame]	1879	def : Pat <
				1880	(fneg (fabs f64:$src)),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1881	(REG_SEQUENCE VReg_64,
				1882	(i32 (EXTRACT_SUBREG f64:$src, sub0)),
				1883	sub0,
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1884	(V_OR_B32_e32 (EXTRACT_SUBREG f64:$src, sub1),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1885	(V_MOV_B32_e32 0x80000000)), // Set sign bit.
				1886	sub1)
Matt Arsenault	13623d0	2014-08-15 18:42:18 +0000	[diff] [blame]	1887	>;
				1888
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1889	def : Pat <
				1890	(fabs f32:$src),
				1891	(V_AND_B32_e32 $src, (V_MOV_B32_e32 0x7fffffff))
				1892	>;
Vincent Lejeune	79a5834	2014-05-10 19:18:25 +0000	[diff] [blame]	1893
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1894	def : Pat <
				1895	(fneg f32:$src),
				1896	(V_XOR_B32_e32 $src, (V_MOV_B32_e32 0x80000000))
				1897	>;
Christian Konig	8dbe6f6	2013-02-21 15:17:27 +0000	[diff] [blame]	1898
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1899	def : Pat <
				1900	(fabs f64:$src),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1901	(REG_SEQUENCE VReg_64,
				1902	(i32 (EXTRACT_SUBREG f64:$src, sub0)),
				1903	sub0,
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1904	(V_AND_B32_e32 (EXTRACT_SUBREG f64:$src, sub1),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1905	(V_MOV_B32_e32 0x7fffffff)), // Set sign bit.
				1906	sub1)
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1907	>;
Vincent Lejeune	79a5834	2014-05-10 19:18:25 +0000	[diff] [blame]	1908
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1909	def : Pat <
				1910	(fneg f64:$src),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1911	(REG_SEQUENCE VReg_64,
				1912	(i32 (EXTRACT_SUBREG f64:$src, sub0)),
				1913	sub0,
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1914	(V_XOR_B32_e32 (EXTRACT_SUBREG f64:$src, sub1),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1915	(V_MOV_B32_e32 0x80000000)),
				1916	sub1)
Matt Arsenault	fabf545	2014-08-15 18:42:22 +0000	[diff] [blame]	1917	>;
Christian Konig	8dbe6f6	2013-02-21 15:17:27 +0000	[diff] [blame]	1918
Christian Konig	c756cb99	2013-02-16 11:28:22 +0000	[diff] [blame]	1919	/******** ================== ********/
				1920	/******** Immediate Patterns ********/
				1921	/******** ================== ********/
				1922
				1923	def : Pat <
Tom Stellard	df94dc3	2013-08-14 23:24:24 +0000	[diff] [blame]	1924	(SGPRImm<(i32 imm)>:$imm),
				1925	(S_MOV_B32 imm:$imm)
				1926	>;
				1927
				1928	def : Pat <
				1929	(SGPRImm<(f32 fpimm)>:$imm),
Tom Stellard	fb77f00	2015-01-13 22:59:41 +0000	[diff] [blame]	1930	(S_MOV_B32 (f32 (bitcast_fpimm_to_i32 $imm)))
Tom Stellard	df94dc3	2013-08-14 23:24:24 +0000	[diff] [blame]	1931	>;
				1932
				1933	def : Pat <
Christian Konig	c756cb99	2013-02-16 11:28:22 +0000	[diff] [blame]	1934	(i32 imm:$imm),
				1935	(V_MOV_B32_e32 imm:$imm)
				1936	>;
				1937
				1938	def : Pat <
				1939	(f32 fpimm:$imm),
Tom Stellard	fb77f00	2015-01-13 22:59:41 +0000	[diff] [blame]	1940	(V_MOV_B32_e32 (f32 (bitcast_fpimm_to_i32 $imm)))
Christian Konig	c756cb99	2013-02-16 11:28:22 +0000	[diff] [blame]	1941	>;
				1942
				1943	def : Pat <
Christian Konig	b559b07	2013-02-16 11:28:36 +0000	[diff] [blame]	1944	(i64 InlineImm<i64>:$imm),
				1945	(S_MOV_B64 InlineImm<i64>:$imm)
				1946	>;
				1947
Matt Arsenault	becd656	2014-12-03 05:22:35 +0000	[diff] [blame]	1948	// XXX - Should this use a s_cmp to set SCC?
				1949
				1950	// Set to sign-extended 64-bit value (true = -1, false = 0)
				1951	def : Pat <
				1952	(i1 imm:$imm),
				1953	(S_MOV_B64 (i64 (as_i64imm $imm)))
				1954	>;
				1955
Matt Arsenault	303011a	2014-12-17 21:04:08 +0000	[diff] [blame]	1956	def : Pat <
				1957	(f64 InlineFPImm<f64>:$imm),
Tom Stellard	fb77f00	2015-01-13 22:59:41 +0000	[diff] [blame]	1958	(S_MOV_B64 (f64 (bitcast_fpimm_to_i64 InlineFPImm<f64>:$imm)))
Matt Arsenault	303011a	2014-12-17 21:04:08 +0000	[diff] [blame]	1959	>;
				1960
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1961	/******** ================== ********/
				1962	/******** Intrinsic Patterns ********/
				1963	/******** ================== ********/
				1964
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1965	def : POW_Common <V_LOG_F32_e32, V_EXP_F32_e32, V_MUL_LEGACY_F32_e32>;
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1966
				1967	def : Pat <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1968	(int_AMDGPU_cube v4f32:$src),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1969	(REG_SEQUENCE VReg_128,
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1970	(V_CUBETC_F32 0 /* src0_modifiers */, (EXTRACT_SUBREG $src, sub0),
				1971	0 /* src1_modifiers */, (EXTRACT_SUBREG $src, sub1),
				1972	0 /* src2_modifiers */, (EXTRACT_SUBREG $src, sub2),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1973	0 /* clamp /, 0 / omod */), sub0,
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1974	(V_CUBESC_F32 0 /* src0_modifiers */, (EXTRACT_SUBREG $src, sub0),
				1975	0 /* src1_modifiers */,(EXTRACT_SUBREG $src, sub1),
				1976	0 /* src2_modifiers */,(EXTRACT_SUBREG $src, sub2),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1977	0 /* clamp /, 0 / omod */), sub1,
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1978	(V_CUBEMA_F32 0 /* src1_modifiers */,(EXTRACT_SUBREG $src, sub0),
				1979	0 /* src1_modifiers */,(EXTRACT_SUBREG $src, sub1),
				1980	0 /* src1_modifiers */,(EXTRACT_SUBREG $src, sub2),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1981	0 /* clamp /, 0 / omod */), sub2,
Tom Stellard	b4a313a	2014-08-01 00:32:39 +0000	[diff] [blame]	1982	(V_CUBEID_F32 0 /* src1_modifiers */,(EXTRACT_SUBREG $src, sub0),
				1983	0 /* src1_modifiers */,(EXTRACT_SUBREG $src, sub1),
				1984	0 /* src1_modifiers */,(EXTRACT_SUBREG $src, sub2),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	1985	0 /* clamp /, 0 / omod */), sub3)
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	1986	>;
				1987
Michel Danzer	0cc991e	2013-02-22 11:22:58 +0000	[diff] [blame]	1988	def : Pat <
Tom Stellard	40b7f1f	2013-05-02 15:30:12 +0000	[diff] [blame]	1989	(i32 (sext i1:$src0)),
				1990	(V_CNDMASK_B32_e64 (i32 0), (i32 -1), $src0)
Michel Danzer	0cc991e	2013-02-22 11:22:58 +0000	[diff] [blame]	1991	>;
				1992
Tom Stellard	f16d38c	2014-02-13 23:34:13 +0000	[diff] [blame]	1993	class Ext32Pat <SDNode ext> : Pat <
				1994	(i32 (ext i1:$src0)),
Michel Danzer	5d26fdf	2014-02-05 09:48:05 +0000	[diff] [blame]	1995	(V_CNDMASK_B32_e64 (i32 0), (i32 1), $src0)
				1996	>;
				1997
Tom Stellard	f16d38c	2014-02-13 23:34:13 +0000	[diff] [blame]	1998	def : Ext32Pat <zext>;
				1999	def : Ext32Pat <anyext>;
				2000
Matt Arsenault	382d945	2016-01-26 04:49:22 +0000	[diff] [blame]	2001	// Offset in an 32-bit VGPR
Christian Konig	7a14a47	2013-03-18 11:34:00 +0000	[diff] [blame]	2002	def : Pat <
Tom Stellard	868fd92	2014-04-17 21:00:11 +0000	[diff] [blame]	2003	(SIload_constant v4i32:$sbase, i32:$voff),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	2004	(BUFFER_LOAD_DWORD_OFFEN $voff, $sbase, 0, 0, 0, 0, 0)
Christian Konig	7a14a47	2013-03-18 11:34:00 +0000	[diff] [blame]	2005	>;
				2006
Michel Danzer	8caa904	2013-04-10 17:17:56 +0000	[diff] [blame]	2007	// The multiplication scales from [0,1] to the unsigned integer range
				2008	def : Pat <
				2009	(AMDGPUurecip i32:$src0),
				2010	(V_CVT_U32_F32_e32
				2011	(V_MUL_F32_e32 CONST.FP_UINT_MAX_PLUS_1,
				2012	(V_RCP_IFLAG_F32_e32 (V_CVT_F32_U32_e32 $src0))))
				2013	>;
				2014
Tom Stellard	0289ff4	2014-05-16 20:56:44 +0000	[diff] [blame]	2015	//===----------------------------------------------------------------------===//
				2016	// VOP3 Patterns
				2017	//===----------------------------------------------------------------------===//
Tom Stellard	75aadc2	2012-12-11 21:25:42 +0000	[diff] [blame]	2018
Matt Arsenault	eb26020	2014-05-22 18:00:15 +0000	[diff] [blame]	2019	def : IMad24Pat<V_MAD_I32_I24>;
				2020	def : UMad24Pat<V_MAD_U32_U24>;
				2021
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	2022	defm : BFIPatterns <V_BFI_B32, S_MOV_B32, SReg_64>;
Tom Stellard	0289ff4	2014-05-16 20:56:44 +0000	[diff] [blame]	2023	def : ROTRPattern <V_ALIGNBIT_B32>;
				2024
Tom Stellard	556d9aa	2013-06-03 17:39:37 +0000	[diff] [blame]	2025	//===----------------------------------------------------------------------===//
				2026	// MUBUF Patterns
				2027	//===----------------------------------------------------------------------===//
				2028
Jan Vesely	43b7b5b	2016-04-07 19:23:11 +0000	[diff] [blame]	2029	class MUBUFLoad_Pattern <MUBUF Instr_ADDR64, ValueType vt,
				2030	PatFrag constant_ld> : Pat <
Tom Stellard	1f9939f	2015-02-27 14:59:41 +0000	[diff] [blame]	2031	(vt (constant_ld (MUBUFAddr64 v4i32:$srsrc, i64:$vaddr, i32:$soffset,
				2032	i16:$offset, i1:$glc, i1:$slc, i1:$tfe))),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	2033	(Instr_ADDR64 $vaddr, $srsrc, $soffset, $offset, $glc, $slc, $tfe)
Tom Stellard	07a10a3	2013-06-03 17:39:43 +0000	[diff] [blame]	2034	>;
Jan Vesely	43b7b5b	2016-04-07 19:23:11 +0000	[diff] [blame]	2035
				2036	multiclass MUBUFLoad_Atomic_Pattern <MUBUF Instr_ADDR64, MUBUF Instr_OFFSET,
				2037	ValueType vt, PatFrag atomic_ld> {
				2038	def : Pat <
				2039	(vt (atomic_ld (MUBUFAddr64 v4i32:$srsrc, i64:$vaddr, i32:$soffset,
				2040	i16:$offset, i1:$slc))),
				2041	(Instr_ADDR64 $vaddr, $srsrc, $soffset, $offset, 1, $slc, 0)
				2042	>;
				2043
				2044	def : Pat <
				2045	(vt (atomic_ld (MUBUFOffsetNoGLC v4i32:$rsrc, i32:$soffset, i16:$offset))),
				2046	(Instr_OFFSET $rsrc, $soffset, (as_i16imm $offset), 1, 0, 0)
				2047	>;
Tom Stellard	07a10a3	2013-06-03 17:39:43 +0000	[diff] [blame]	2048	}
				2049
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	2050	let Predicates = [isSICI] in {
Jan Vesely	43b7b5b	2016-04-07 19:23:11 +0000	[diff] [blame]	2051	def : MUBUFLoad_Pattern <BUFFER_LOAD_SBYTE_ADDR64, i32, sextloadi8_constant>;
				2052	def : MUBUFLoad_Pattern <BUFFER_LOAD_UBYTE_ADDR64, i32, az_extloadi8_constant>;
				2053	def : MUBUFLoad_Pattern <BUFFER_LOAD_SSHORT_ADDR64, i32, sextloadi16_constant>;
				2054	def : MUBUFLoad_Pattern <BUFFER_LOAD_USHORT_ADDR64, i32, az_extloadi16_constant>;
				2055
				2056	defm : MUBUFLoad_Atomic_Pattern <BUFFER_LOAD_DWORD_ADDR64, BUFFER_LOAD_DWORD_OFFSET, i32, mubuf_load_atomic>;
				2057	defm : MUBUFLoad_Atomic_Pattern <BUFFER_LOAD_DWORDX2_ADDR64, BUFFER_LOAD_DWORDX2_OFFSET, i64, mubuf_load_atomic>;
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	2058	} // End Predicates = [isSICI]
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	2059
				2060	class MUBUFScratchLoadPat <MUBUF Instr, ValueType vt, PatFrag ld> : Pat <
				2061	(vt (ld (MUBUFScratch v4i32:$srsrc, i32:$vaddr,
				2062	i32:$soffset, u16imm:$offset))),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	2063	(Instr $vaddr, $srsrc, $soffset, $offset, 0, 0, 0)
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	2064	>;
				2065
				2066	def : MUBUFScratchLoadPat <BUFFER_LOAD_SBYTE_OFFEN, i32, sextloadi8_private>;
				2067	def : MUBUFScratchLoadPat <BUFFER_LOAD_UBYTE_OFFEN, i32, extloadi8_private>;
				2068	def : MUBUFScratchLoadPat <BUFFER_LOAD_SSHORT_OFFEN, i32, sextloadi16_private>;
				2069	def : MUBUFScratchLoadPat <BUFFER_LOAD_USHORT_OFFEN, i32, extloadi16_private>;
				2070	def : MUBUFScratchLoadPat <BUFFER_LOAD_DWORD_OFFEN, i32, load_private>;
				2071	def : MUBUFScratchLoadPat <BUFFER_LOAD_DWORDX2_OFFEN, v2i32, load_private>;
				2072	def : MUBUFScratchLoadPat <BUFFER_LOAD_DWORDX4_OFFEN, v4i32, load_private>;
Tom Stellard	07a10a3	2013-06-03 17:39:43 +0000	[diff] [blame]	2073
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2074	// BUFFER_LOAD_DWORD*, addr64=0
				2075	multiclass MUBUF_Load_Dword <ValueType vt, MUBUF offset, MUBUF offen, MUBUF idxen,
				2076	MUBUF bothen> {
				2077
				2078	def : Pat <
Tom Stellard	8e44d94	2014-07-21 15:44:55 +0000	[diff] [blame]	2079	(vt (int_SI_buffer_load_dword v4i32:$rsrc, (i32 imm), i32:$soffset,
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2080	imm:$offset, 0, 0, imm:$glc, imm:$slc,
				2081	imm:$tfe)),
Tom Stellard	49282c9	2015-02-27 14:59:44 +0000	[diff] [blame]	2082	(offset $rsrc, $soffset, (as_i16imm $offset), (as_i1imm $glc),
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2083	(as_i1imm $slc), (as_i1imm $tfe))
				2084	>;
				2085
				2086	def : Pat <
Tom Stellard	868fd92	2014-04-17 21:00:11 +0000	[diff] [blame]	2087	(vt (int_SI_buffer_load_dword v4i32:$rsrc, i32:$vaddr, i32:$soffset,
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	2088	imm:$offset, 1, 0, imm:$glc, imm:$slc,
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2089	imm:$tfe)),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	2090	(offen $vaddr, $rsrc, $soffset, (as_i16imm $offset), (as_i1imm $glc), (as_i1imm $slc),
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2091	(as_i1imm $tfe))
				2092	>;
				2093
				2094	def : Pat <
Tom Stellard	868fd92	2014-04-17 21:00:11 +0000	[diff] [blame]	2095	(vt (int_SI_buffer_load_dword v4i32:$rsrc, i32:$vaddr, i32:$soffset,
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2096	imm:$offset, 0, 1, imm:$glc, imm:$slc,
				2097	imm:$tfe)),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	2098	(idxen $vaddr, $rsrc, $soffset, (as_i16imm $offset), (as_i1imm $glc),
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2099	(as_i1imm $slc), (as_i1imm $tfe))
				2100	>;
				2101
				2102	def : Pat <
Tom Stellard	868fd92	2014-04-17 21:00:11 +0000	[diff] [blame]	2103	(vt (int_SI_buffer_load_dword v4i32:$rsrc, v2i32:$vaddr, i32:$soffset,
Matt Arsenault	caa1288	2015-02-18 02:04:38 +0000	[diff] [blame]	2104	imm:$offset, 1, 1, imm:$glc, imm:$slc,
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2105	imm:$tfe)),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	2106	(bothen $vaddr, $rsrc, $soffset, (as_i16imm $offset), (as_i1imm $glc), (as_i1imm $slc),
Michel Danzer	1373622	2014-01-27 07:20:51 +0000	[diff] [blame]	2107	(as_i1imm $tfe))
				2108	>;
				2109	}
				2110
				2111	defm : MUBUF_Load_Dword <i32, BUFFER_LOAD_DWORD_OFFSET, BUFFER_LOAD_DWORD_OFFEN,
				2112	BUFFER_LOAD_DWORD_IDXEN, BUFFER_LOAD_DWORD_BOTHEN>;
				2113	defm : MUBUF_Load_Dword <v2i32, BUFFER_LOAD_DWORDX2_OFFSET, BUFFER_LOAD_DWORDX2_OFFEN,
				2114	BUFFER_LOAD_DWORDX2_IDXEN, BUFFER_LOAD_DWORDX2_BOTHEN>;
				2115	defm : MUBUF_Load_Dword <v4i32, BUFFER_LOAD_DWORDX4_OFFSET, BUFFER_LOAD_DWORDX4_OFFEN,
				2116	BUFFER_LOAD_DWORDX4_IDXEN, BUFFER_LOAD_DWORDX4_BOTHEN>;
				2117
Jan Vesely	43b7b5b	2016-04-07 19:23:11 +0000	[diff] [blame]	2118	multiclass MUBUFStore_Atomic_Pattern <MUBUF Instr_ADDR64, MUBUF Instr_OFFSET,
				2119	ValueType vt, PatFrag atomic_st> {
				2120	// Store follows atomic op convention so address is forst
				2121	def : Pat <
				2122	(atomic_st (MUBUFAddr64 v4i32:$srsrc, i64:$vaddr, i32:$soffset,
				2123	i16:$offset, i1:$slc), vt:$val),
				2124	(Instr_ADDR64 $val, $vaddr, $srsrc, $soffset, $offset, 1, $slc, 0)
				2125	>;
				2126
				2127	def : Pat <
				2128	(atomic_st (MUBUFOffsetNoGLC v4i32:$rsrc, i32:$soffset, i16:$offset), vt:$val),
				2129	(Instr_OFFSET $val, $rsrc, $soffset, (as_i16imm $offset), 1, 0, 0)
				2130	>;
				2131	}
				2132	let Predicates = [isSICI] in {
				2133	defm : MUBUFStore_Atomic_Pattern <BUFFER_STORE_DWORD_ADDR64, BUFFER_STORE_DWORD_OFFSET, i32, global_store_atomic>;
				2134	defm : MUBUFStore_Atomic_Pattern <BUFFER_STORE_DWORDX2_ADDR64, BUFFER_STORE_DWORDX2_OFFSET, i64, global_store_atomic>;
				2135	} // End Predicates = [isSICI]
				2136
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	2137	class MUBUFScratchStorePat <MUBUF Instr, ValueType vt, PatFrag st> : Pat <
Tom Stellard	ddea486	2014-08-11 22:18:14 +0000	[diff] [blame]	2138	(st vt:$value, (MUBUFScratch v4i32:$srsrc, i32:$vaddr, i32:$soffset,
				2139	u16imm:$offset)),
Tom Stellard	c229baa	2015-03-10 16:16:49 +0000	[diff] [blame]	2140	(Instr $value, $vaddr, $srsrc, $soffset, $offset, 0, 0, 0)
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	2141	>;
				2142
Tom Stellard	ddea486	2014-08-11 22:18:14 +0000	[diff] [blame]	2143	def : MUBUFScratchStorePat <BUFFER_STORE_BYTE_OFFEN, i32, truncstorei8_private>;
				2144	def : MUBUFScratchStorePat <BUFFER_STORE_SHORT_OFFEN, i32, truncstorei16_private>;
				2145	def : MUBUFScratchStorePat <BUFFER_STORE_DWORD_OFFEN, i32, store_private>;
				2146	def : MUBUFScratchStorePat <BUFFER_STORE_DWORDX2_OFFEN, v2i32, store_private>;
				2147	def : MUBUFScratchStorePat <BUFFER_STORE_DWORDX4_OFFEN, v4i32, store_private>;
Tom Stellard	b02094e	2014-07-21 15:45:01 +0000	[diff] [blame]	2148
Tom Stellard	afcf12f	2013-09-12 02:55:14 +0000	[diff] [blame]	2149	//===----------------------------------------------------------------------===//
				2150	// MTBUF Patterns
				2151	//===----------------------------------------------------------------------===//
				2152
				2153	// TBUFFER_STORE_FORMAT_*, addr64=0
				2154	class MTBUF_StoreResource <ValueType vt, int num_channels, MTBUF opcode> : Pat<
Tom Stellard	868fd92	2014-04-17 21:00:11 +0000	[diff] [blame]	2155	(SItbuffer_store v4i32:$rsrc, vt:$vdata, num_channels, i32:$vaddr,
Tom Stellard	afcf12f	2013-09-12 02:55:14 +0000	[diff] [blame]	2156	i32:$soffset, imm:$inst_offset, imm:$dfmt,
				2157	imm:$nfmt, imm:$offen, imm:$idxen,
				2158	imm:$glc, imm:$slc, imm:$tfe),
				2159	(opcode
				2160	$vdata, (as_i16imm $inst_offset), (as_i1imm $offen), (as_i1imm $idxen),
				2161	(as_i1imm $glc), 0, (as_i8imm $dfmt), (as_i8imm $nfmt), $vaddr, $rsrc,
				2162	(as_i1imm $slc), (as_i1imm $tfe), $soffset)
				2163	>;
				2164
				2165	def : MTBUF_StoreResource <i32, 1, TBUFFER_STORE_FORMAT_X>;
				2166	def : MTBUF_StoreResource <v2i32, 2, TBUFFER_STORE_FORMAT_XY>;
				2167	def : MTBUF_StoreResource <v4i32, 3, TBUFFER_STORE_FORMAT_XYZ>;
				2168	def : MTBUF_StoreResource <v4i32, 4, TBUFFER_STORE_FORMAT_XYZW>;
				2169
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	2170	/******** ====================== ********/
				2171	/******** Indirect adressing ********/
				2172	/******** ====================== ********/
				2173
Matt Arsenault	2841927	2015-10-07 00:42:51 +0000	[diff] [blame]	2174	multiclass SI_INDIRECT_Pattern <ValueType vt, ValueType eltvt, string VecSize> {
Matt Arsenault	1322b6f	2016-07-09 01:13:56 +0000	[diff] [blame]	2175	// Extract with offset
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	2176	def : Pat<
Nicolai Haehnle	7968c34	2016-07-12 08:12:16 +0000	[diff] [blame]	2177	(eltvt (extractelt vt:$src, (MOVRELOffset i32:$idx, (i32 imm:$offset)))),
Matt Arsenault	1322b6f	2016-07-09 01:13:56 +0000	[diff] [blame]	2178	(!cast<Instruction>("SI_INDIRECT_SRC_"#VecSize) $src, $idx, imm:$offset)
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	2179	>;
				2180
Matt Arsenault	1322b6f	2016-07-09 01:13:56 +0000	[diff] [blame]	2181	// Insert with offset
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	2182	def : Pat<
Nicolai Haehnle	7968c34	2016-07-12 08:12:16 +0000	[diff] [blame]	2183	(insertelt vt:$src, eltvt:$val, (MOVRELOffset i32:$idx, (i32 imm:$offset))),
Matt Arsenault	1322b6f	2016-07-09 01:13:56 +0000	[diff] [blame]	2184	(!cast<Instruction>("SI_INDIRECT_DST_"#VecSize) $src, $idx, imm:$offset, $val)
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	2185	>;
				2186	}
				2187
Matt Arsenault	2841927	2015-10-07 00:42:51 +0000	[diff] [blame]	2188	defm : SI_INDIRECT_Pattern <v2f32, f32, "V2">;
				2189	defm : SI_INDIRECT_Pattern <v4f32, f32, "V4">;
				2190	defm : SI_INDIRECT_Pattern <v8f32, f32, "V8">;
				2191	defm : SI_INDIRECT_Pattern <v16f32, f32, "V16">;
Matt Arsenault	f5958dd	2014-02-02 00:05:35 +0000	[diff] [blame]	2192
Matt Arsenault	2841927	2015-10-07 00:42:51 +0000	[diff] [blame]	2193	defm : SI_INDIRECT_Pattern <v2i32, i32, "V2">;
				2194	defm : SI_INDIRECT_Pattern <v4i32, i32, "V4">;
				2195	defm : SI_INDIRECT_Pattern <v8i32, i32, "V8">;
				2196	defm : SI_INDIRECT_Pattern <v16i32, i32, "V16">;
Christian Konig	2989ffc	2013-03-18 11:34:16 +0000	[diff] [blame]	2197
Tom Stellard	81d871d	2013-11-13 23:36:50 +0000	[diff] [blame]	2198	//===----------------------------------------------------------------------===//
Wei Ding	1041a64	2016-08-24 14:59:47 +0000	[diff] [blame]	2199	// SAD Patterns
				2200	//===----------------------------------------------------------------------===//
				2201
				2202	def : Pat <
				2203	(add (sub_oneuse (umax i32:$src0, i32:$src1),
				2204	(umin i32:$src0, i32:$src1)),
				2205	i32:$src2),
				2206	(V_SAD_U32 $src0, $src1, $src2)
				2207	>;
				2208
				2209	def : Pat <
				2210	(add (select_oneuse (i1 (setugt i32:$src0, i32:$src1)),
				2211	(sub i32:$src0, i32:$src1),
				2212	(sub i32:$src1, i32:$src0)),
				2213	i32:$src2),
				2214	(V_SAD_U32 $src0, $src1, $src2)
				2215	>;
				2216
				2217	//===----------------------------------------------------------------------===//
Matt Arsenault	5dbd5db	2014-04-22 03:49:30 +0000	[diff] [blame]	2218	// Conversion Patterns
				2219	//===----------------------------------------------------------------------===//
				2220
				2221	def : Pat<(i32 (sext_inreg i32:$src, i1)),
				2222	(S_BFE_I32 i32:$src, 65536)>; // 0 \| 1 << 16
				2223
Matt Arsenault	5dbd5db	2014-04-22 03:49:30 +0000	[diff] [blame]	2224	// Handle sext_inreg in i64
				2225	def : Pat <
				2226	(i64 (sext_inreg i64:$src, i1)),
Matt Arsenault	9481221	2014-11-14 18:18:16 +0000	[diff] [blame]	2227	(S_BFE_I64 i64:$src, 0x10000) // 0 \| 1 << 16
Matt Arsenault	5dbd5db	2014-04-22 03:49:30 +0000	[diff] [blame]	2228	>;
				2229
				2230	def : Pat <
				2231	(i64 (sext_inreg i64:$src, i8)),
Matt Arsenault	9481221	2014-11-14 18:18:16 +0000	[diff] [blame]	2232	(S_BFE_I64 i64:$src, 0x80000) // 0 \| 8 << 16
Matt Arsenault	5dbd5db	2014-04-22 03:49:30 +0000	[diff] [blame]	2233	>;
				2234
				2235	def : Pat <
				2236	(i64 (sext_inreg i64:$src, i16)),
Matt Arsenault	9481221	2014-11-14 18:18:16 +0000	[diff] [blame]	2237	(S_BFE_I64 i64:$src, 0x100000) // 0 \| 16 << 16
				2238	>;
				2239
				2240	def : Pat <
				2241	(i64 (sext_inreg i64:$src, i32)),
				2242	(S_BFE_I64 i64:$src, 0x200000) // 0 \| 32 << 16
Matt Arsenault	5dbd5db	2014-04-22 03:49:30 +0000	[diff] [blame]	2243	>;
				2244
Matt Arsenault	c6b69a9	2016-07-26 23:06:33 +0000	[diff] [blame]	2245	def : Pat <
				2246	(i64 (zext i32:$src)),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	2247	(REG_SEQUENCE SReg_64, $src, sub0, (S_MOV_B32 0), sub1)
Matt Arsenault	b2cbf79	2014-06-10 18:54:59 +0000	[diff] [blame]	2248	>;
				2249
Matt Arsenault	c6b69a9	2016-07-26 23:06:33 +0000	[diff] [blame]	2250	def : Pat <
				2251	(i64 (anyext i32:$src)),
				2252	(REG_SEQUENCE SReg_64, $src, sub0, (i32 (IMPLICIT_DEF)), sub1)
				2253	>;
				2254
Matt Arsenault	b2cbf79	2014-06-10 18:54:59 +0000	[diff] [blame]	2255	class ZExt_i64_i1_Pat <SDNode ext> : Pat <
				2256	(i64 (ext i1:$src)),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	2257	(REG_SEQUENCE VReg_64,
				2258	(V_CNDMASK_B32_e64 (i32 0), (i32 1), $src), sub0,
				2259	(S_MOV_B32 0), sub1)
Matt Arsenault	b2cbf79	2014-06-10 18:54:59 +0000	[diff] [blame]	2260	>;
				2261
				2262
Matt Arsenault	b2cbf79	2014-06-10 18:54:59 +0000	[diff] [blame]	2263	def : ZExt_i64_i1_Pat<zext>;
				2264	def : ZExt_i64_i1_Pat<anyext>;
				2265
Tom Stellard	bc4497b	2016-02-12 23:45:29 +0000	[diff] [blame]	2266	// FIXME: We need to use COPY_TO_REGCLASS to work-around the fact that
				2267	// REG_SEQUENCE patterns don't support instructions with multiple outputs.
Matt Arsenault	b2cbf79	2014-06-10 18:54:59 +0000	[diff] [blame]	2268	def : Pat <
				2269	(i64 (sext i32:$src)),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	2270	(REG_SEQUENCE SReg_64, $src, sub0,
Artem Tamazov	38e496b	2016-04-29 17:04:50 +0000	[diff] [blame]	2271	(i32 (COPY_TO_REGCLASS (S_ASHR_I32 $src, 31), SReg_32_XM0)), sub1)
Matt Arsenault	b2cbf79	2014-06-10 18:54:59 +0000	[diff] [blame]	2272	>;
				2273
				2274	def : Pat <
				2275	(i64 (sext i1:$src)),
Matt Arsenault	7d858d8	2014-11-02 23:46:54 +0000	[diff] [blame]	2276	(REG_SEQUENCE VReg_64,
				2277	(V_CNDMASK_B32_e64 0, -1, $src), sub0,
Matt Arsenault	b2cbf79	2014-06-10 18:54:59 +0000	[diff] [blame]	2278	(V_CNDMASK_B32_e64 0, -1, $src), sub1)
				2279	>;
				2280
Matt Arsenault	7fb961f	2016-07-22 17:01:21 +0000	[diff] [blame]	2281	class FPToI1Pat<Instruction Inst, int KOne, ValueType vt, SDPatternOperator fp_to_int> : Pat <
				2282	(i1 (fp_to_int (vt (VOP3Mods vt:$src0, i32:$src0_modifiers)))),
				2283	(i1 (Inst 0, KOne, $src0_modifiers, $src0, DSTCLAMP.NONE, DSTOMOD.NONE))
				2284	>;
				2285
				2286	def : FPToI1Pat<V_CMP_EQ_F32_e64, CONST.FP32_ONE, f32, fp_to_uint>;
				2287	def : FPToI1Pat<V_CMP_EQ_F32_e64, CONST.FP32_NEG_ONE, f32, fp_to_sint>;
				2288	def : FPToI1Pat<V_CMP_EQ_F64_e64, CONST.FP64_ONE, f64, fp_to_uint>;
				2289	def : FPToI1Pat<V_CMP_EQ_F64_e64, CONST.FP64_NEG_ONE, f64, fp_to_sint>;
				2290
Matt Arsenault	becd656	2014-12-03 05:22:35 +0000	[diff] [blame]	2291	// If we need to perform a logical operation on i1 values, we need to
				2292	// use vector comparisons since there is only one SCC register. Vector
				2293	// comparisions still write to a pair of SGPRs, so treat these as
				2294	// 64-bit comparisons. When legalizing SGPR copies, instructions
				2295	// resulting in the copies from SCC to these instructions will be
				2296	// moved to the VALU.
				2297	def : Pat <
				2298	(i1 (and i1:$src0, i1:$src1)),
				2299	(S_AND_B64 $src0, $src1)
				2300	>;
				2301
				2302	def : Pat <
				2303	(i1 (or i1:$src0, i1:$src1)),
				2304	(S_OR_B64 $src0, $src1)
				2305	>;
				2306
				2307	def : Pat <
				2308	(i1 (xor i1:$src0, i1:$src1)),
				2309	(S_XOR_B64 $src0, $src1)
				2310	>;
				2311
Matt Arsenault	aeca2fa	2014-05-31 06:47:42 +0000	[diff] [blame]	2312	def : Pat <
				2313	(f32 (sint_to_fp i1:$src)),
				2314	(V_CNDMASK_B32_e64 (i32 0), CONST.FP32_NEG_ONE, $src)
				2315	>;
				2316
				2317	def : Pat <
				2318	(f32 (uint_to_fp i1:$src)),
				2319	(V_CNDMASK_B32_e64 (i32 0), CONST.FP32_ONE, $src)
				2320	>;
				2321
				2322	def : Pat <
				2323	(f64 (sint_to_fp i1:$src)),
Matt Arsenault	becd656	2014-12-03 05:22:35 +0000	[diff] [blame]	2324	(V_CVT_F64_I32_e32 (V_CNDMASK_B32_e64 (i32 0), (i32 -1), $src))
Matt Arsenault	aeca2fa	2014-05-31 06:47:42 +0000	[diff] [blame]	2325	>;
				2326
				2327	def : Pat <
				2328	(f64 (uint_to_fp i1:$src)),
				2329	(V_CVT_F64_U32_e32 (V_CNDMASK_B32_e64 (i32 0), (i32 1), $src))
				2330	>;
				2331
Matt Arsenault	5dbd5db	2014-04-22 03:49:30 +0000	[diff] [blame]	2332	//===----------------------------------------------------------------------===//
Tom Stellard	fb96169	2013-10-23 00:44:19 +0000	[diff] [blame]	2333	// Miscellaneous Patterns
				2334	//===----------------------------------------------------------------------===//
				2335
				2336	def : Pat <
Tom Stellard	81d871d	2013-11-13 23:36:50 +0000	[diff] [blame]	2337	(i32 (trunc i64:$a)),
				2338	(EXTRACT_SUBREG $a, sub0)
				2339	>;
				2340
Michel Danzer	bf1a641	2014-01-28 03:01:16 +0000	[diff] [blame]	2341	def : Pat <
				2342	(i1 (trunc i32:$a)),
Marek Olsak	f924dd6	2015-10-29 15:05:03 +0000	[diff] [blame]	2343	(V_CMP_EQ_I32_e64 (S_AND_B32 (i32 1), $a), 1)
Michel Danzer	bf1a641	2014-01-28 03:01:16 +0000	[diff] [blame]	2344	>;
				2345
Matt Arsenault	e306a32	2014-10-21 16:25:08 +0000	[diff] [blame]	2346	def : Pat <
Matt Arsenault	abd271b	2015-02-05 06:05:13 +0000	[diff] [blame]	2347	(i1 (trunc i64:$a)),
Marek Olsak	f924dd6	2015-10-29 15:05:03 +0000	[diff] [blame]	2348	(V_CMP_EQ_I32_e64 (S_AND_B32 (i32 1),
Matt Arsenault	abd271b	2015-02-05 06:05:13 +0000	[diff] [blame]	2349	(EXTRACT_SUBREG $a, sub0)), 1)
				2350	>;
				2351
				2352	def : Pat <
Matt Arsenault	e306a32	2014-10-21 16:25:08 +0000	[diff] [blame]	2353	(i32 (bswap i32:$a)),
				2354	(V_BFI_B32 (S_MOV_B32 0x00ff00ff),
				2355	(V_ALIGNBIT_B32 $a, $a, 24),
				2356	(V_ALIGNBIT_B32 $a, $a, 8))
				2357	>;
				2358
Matt Arsenault	477b1782	2014-12-12 02:30:29 +0000	[diff] [blame]	2359	def : Pat <
				2360	(f32 (select i1:$src2, f32:$src1, f32:$src0)),
				2361	(V_CNDMASK_B32_e64 $src0, $src1, $src2)
				2362	>;
				2363
Marek Olsak	63a7b08	2015-03-24 13:40:21 +0000	[diff] [blame]	2364	multiclass BFMPatterns <ValueType vt, InstSI BFM, InstSI MOV> {
				2365	def : Pat <
				2366	(vt (shl (vt (add (vt (shl 1, vt:$a)), -1)), vt:$b)),
				2367	(BFM $a, $b)
				2368	>;
				2369
				2370	def : Pat <
				2371	(vt (add (vt (shl 1, vt:$a)), -1)),
				2372	(BFM $a, (MOV 0))
				2373	>;
				2374	}
				2375
				2376	defm : BFMPatterns <i32, S_BFM_B32, S_MOV_B32>;
				2377	// FIXME: defm : BFMPatterns <i64, S_BFM_B64, S_MOV_B64>;
				2378
Marek Olsak	949f5da	2015-03-24 13:40:34 +0000	[diff] [blame]	2379	def : BFEPattern <V_BFE_U32, S_MOV_B32>;
				2380
Matt Arsenault	9cd9071	2016-04-14 01:42:16 +0000	[diff] [blame]	2381	def : Pat<
				2382	(fcanonicalize f32:$src),
				2383	(V_MUL_F32_e64 0, CONST.FP32_ONE, 0, $src, 0, 0)
				2384	>;
				2385
				2386	def : Pat<
				2387	(fcanonicalize f64:$src),
				2388	(V_MUL_F64 0, CONST.FP64_ONE, 0, $src, 0, 0)
				2389	>;
				2390
Marek Olsak	43650e4	2015-03-24 13:40:08 +0000	[diff] [blame]	2391	//===----------------------------------------------------------------------===//
				2392	// Fract Patterns
				2393	//===----------------------------------------------------------------------===//
				2394
Marek Olsak	7d77728	2015-03-24 13:40:15 +0000	[diff] [blame]	2395	let Predicates = [isSI] in {
				2396
				2397	// V_FRACT is buggy on SI, so the F32 version is never used and (x-floor(x)) is
				2398	// used instead. However, SI doesn't have V_FLOOR_F64, so the most efficient
				2399	// way to implement it is using V_FRACT_F64.
				2400	// The workaround for the V_FRACT bug is:
				2401	// fract(x) = isnan(x) ? x : min(V_FRACT(x), 0.99999999999999999)
				2402
Marek Olsak	7d77728	2015-03-24 13:40:15 +0000	[diff] [blame]	2403	// Convert floor(x) to (x - fract(x))
				2404	def : Pat <
				2405	(f64 (ffloor (f64 (VOP3Mods f64:$x, i32:$mods)))),
				2406	(V_ADD_F64
				2407	$mods,
				2408	$x,
				2409	SRCMODS.NEG,
				2410	(V_CNDMASK_B64_PSEUDO
Marek Olsak	7d77728	2015-03-24 13:40:15 +0000	[diff] [blame]	2411	(V_MIN_F64
				2412	SRCMODS.NONE,
				2413	(V_FRACT_F64_e64 $mods, $x, DSTCLAMP.NONE, DSTOMOD.NONE),
				2414	SRCMODS.NONE,
				2415	(V_MOV_B64_PSEUDO 0x3fefffffffffffff),
				2416	DSTCLAMP.NONE, DSTOMOD.NONE),
Marek Olsak	1354b87	2015-07-27 11:37:42 +0000	[diff] [blame]	2417	$x,
Marek Olsak	7d77728	2015-03-24 13:40:15 +0000	[diff] [blame]	2418	(V_CMP_CLASS_F64_e64 SRCMODS.NONE, $x, 3/NaN/)),
				2419	DSTCLAMP.NONE, DSTOMOD.NONE)
				2420	>;
				2421
				2422	} // End Predicates = [isSI]
				2423
Tom Stellard	fb96169	2013-10-23 00:44:19 +0000	[diff] [blame]	2424	//============================================================================//
Tom Stellard	eac65dd	2013-05-03 17:21:20 +0000	[diff] [blame]	2425	// Miscellaneous Optimization Patterns
				2426	//============================================================================//
				2427
Matt Arsenault	49dd428	2014-09-15 17:15:02 +0000	[diff] [blame]	2428	def : SHA256MaPattern <V_BFI_B32, V_XOR_B32_e64>;
Tom Stellard	eac65dd	2013-05-03 17:21:20 +0000	[diff] [blame]	2429
Matt Arsenault	c89f291	2016-03-07 21:54:48 +0000	[diff] [blame]	2430	def : IntMed3Pat<V_MED3_I32, smax, smax_oneuse, smin_oneuse>;
				2431	def : IntMed3Pat<V_MED3_U32, umax, umax_oneuse, umin_oneuse>;
				2432
Tom Stellard	245c15f	2015-05-26 15:55:52 +0000	[diff] [blame]	2433	//============================================================================//
				2434	// Assembler aliases
				2435	//============================================================================//
				2436
				2437	def : MnemonicAlias<"v_add_u32", "v_add_i32">;
				2438	def : MnemonicAlias<"v_sub_u32", "v_sub_i32">;
				2439	def : MnemonicAlias<"v_subrev_u32", "v_subrev_i32">;
				2440
Marek Olsak	5df00d6	2014-12-07 12:18:57 +0000	[diff] [blame]	2441	} // End isGCN predicate