blob: c317c1bbf4f1892a411722ad569fd44c08fe9517 [file] [log] [blame]
Frank Barchard1a953052020-11-16 18:44:58 -08001# Copyright 2020 Google LLC
Marat Dukhan08c4a432019-10-03 09:29:21 -07002#
3# This source code is licensed under the BSD-style license found in the
4# LICENSE file in the root directory of this source tree.
5#
6# Description:
7# XNNPACK - optimized floating-point neural network operators library
8
Marat Dukhan10a38082020-04-17 03:58:35 -07009load(":build_defs.bzl", "xnnpack_aggregate_library", "xnnpack_benchmark", "xnnpack_binary", "xnnpack_cc_library", "xnnpack_gcc_std_copts", "xnnpack_min_size_copts", "xnnpack_msvc_std_copts", "xnnpack_optional_armcl_copts", "xnnpack_optional_armcl_deps", "xnnpack_optional_dnnl_copts", "xnnpack_optional_dnnl_deps", "xnnpack_optional_gemmlowp_copts", "xnnpack_optional_gemmlowp_deps", "xnnpack_optional_ruy_copts", "xnnpack_optional_ruy_deps", "xnnpack_optional_tflite_copts", "xnnpack_optional_tflite_deps", "xnnpack_std_cxxopts", "xnnpack_unit_test", "xnnpack_visibility")
Marat Dukhan69c3f2c2019-11-06 12:30:01 -080010
Marat Dukhan08c4a432019-10-03 09:29:21 -070011licenses(["notice"])
12
13exports_files(["LICENSE"])
14
Marat Dukhan1b354632020-03-23 12:50:22 -070015OPERATOR_BENCHMARK_DEPS = [
16 ":XNNPACK",
17 ":bench_utils",
18 "@cpuinfo",
Frank Barchard0c849732020-06-12 13:31:32 -070019 "@FP16",
Marat Dukhan1b354632020-03-23 12:50:22 -070020 "@pthreadpool",
21]
22
Marat Dukhan08c4a432019-10-03 09:29:21 -070023MICROKERNEL_BENCHMARK_DEPS = [
24 ":ukernels",
25 ":bench_utils",
Frank Barchard7e955972019-10-11 10:34:25 -070026 ":enable_assembly",
Marat Dukhan08c4a432019-10-03 09:29:21 -070027 "@cpuinfo",
28 "@FP16",
29 "@pthreadpool",
30]
31
Marat Dukhan6adff4e2019-10-14 18:32:07 -070032ACCURACY_EVAL_DEPS = [
33 ":XNNPACK",
34 ":ukernels",
35 "@FP16",
36 "@pthreadpool",
37]
38
Marat Dukhan08c4a432019-10-03 09:29:21 -070039MICROKERNEL_TEST_DEPS = [
Marat Dukhan33fcf782020-05-24 14:27:15 -070040 ":ukernels_test_mode",
Frank Barchard7e955972019-10-11 10:34:25 -070041 ":enable_assembly",
Marat Dukhan08c4a432019-10-03 09:29:21 -070042 "@cpuinfo",
43 "@FP16",
44 "@pthreadpool",
45]
46
Marat Dukhan1b354632020-03-23 12:50:22 -070047OPERATOR_TEST_DEPS = [
Marat Dukhan33fcf782020-05-24 14:27:15 -070048 ":XNNPACK_test_mode",
Marat Dukhan1b354632020-03-23 12:50:22 -070049 "@pthreadpool",
50 "@FP16",
51]
52
Marat Dukhan08c4a432019-10-03 09:29:21 -070053OPERATOR_SRCS = [
Marat Dukhane8265432020-04-28 18:42:59 -070054 "src/operators/argmax-pooling-nhwc.c",
55 "src/operators/average-pooling-nhwc.c",
56 "src/operators/binary-elementwise-nd.c",
Marat Dukhane8265432020-04-28 18:42:59 -070057 "src/operators/channel-shuffle-nc.c",
Marat Dukhan065b11e2020-05-22 09:49:41 -070058 "src/operators/constant-pad-nd.c",
Marat Dukhane8265432020-04-28 18:42:59 -070059 "src/operators/convolution-nchw.c",
60 "src/operators/convolution-nhwc.c",
61 "src/operators/deconvolution-nhwc.c",
Marat Dukhan13b68f22020-11-12 11:55:19 -080062 "src/operators/depth-to-space-nchw2nhwc.c",
Marat Dukhan0e521172020-11-25 13:10:04 -080063 "src/operators/depth-to-space-nhwc.c",
Marat Dukhane8265432020-04-28 18:42:59 -070064 "src/operators/fully-connected-nc.c",
65 "src/operators/global-average-pooling-ncw.c",
66 "src/operators/global-average-pooling-nwc.c",
Marat Dukhane8265432020-04-28 18:42:59 -070067 "src/operators/leaky-relu-nc.c",
68 "src/operators/max-pooling-nhwc.c",
69 "src/operators/prelu-nc.c",
Artsiom Ablavatski97918102020-10-27 15:52:59 -070070 "src/operators/resize-bilinear-nchw.c",
Marat Dukhane8265432020-04-28 18:42:59 -070071 "src/operators/resize-bilinear-nhwc.c",
72 "src/operators/sigmoid-nc.c",
73 "src/operators/softmax-nc.c",
Marat Dukhanc3065f52020-06-04 13:33:32 -070074 "src/operators/unary-elementwise-nc.c",
Marat Dukhane8265432020-04-28 18:42:59 -070075 "src/operators/unpooling-nhwc.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -070076]
77
Marat Dukhan95e8b7a2020-06-03 12:46:26 -070078SUBGRAPH_SRCS = [
Marat Dukhan5fab4092020-06-10 01:28:28 -070079 "src/subgraph/abs.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -070080 "src/subgraph/add2.c",
81 "src/subgraph/argmax-pooling-2d.c",
82 "src/subgraph/average-pooling-2d.c",
Marat Dukhan5fab4092020-06-10 01:28:28 -070083 "src/subgraph/bankers-rounding.c",
84 "src/subgraph/ceiling.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -070085 "src/subgraph/clamp.c",
86 "src/subgraph/convolution-2d.c",
87 "src/subgraph/deconvolution-2d.c",
Artsiom Ablavatskibbe85062020-11-05 14:07:37 -080088 "src/subgraph/depth-to-space.c",
Frank Barchard9cef5ea2020-11-18 14:52:08 -080089 "src/subgraph/depthwise-convolution-2d.c",
Marat Dukhan9d3a4592020-06-05 16:52:42 -070090 "src/subgraph/divide.c",
Marat Dukhana1600202020-12-01 22:17:16 -080091 "src/subgraph/elu.c",
Marat Dukhan5fab4092020-06-10 01:28:28 -070092 "src/subgraph/floor.c",
Frank Barchard04336c12020-10-22 16:48:55 -070093 "src/subgraph/fully-connected.c",
Marat Dukhana059b7d2020-06-11 11:41:27 -070094 "src/subgraph/global-average-pooling-2d.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -070095 "src/subgraph/hardswish.c",
Marat Dukhan5bbebac2020-06-10 19:42:15 -070096 "src/subgraph/leaky-relu.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -070097 "src/subgraph/max-pooling-2d.c",
Marat Dukhan9d3a4592020-06-05 16:52:42 -070098 "src/subgraph/maximum2.c",
99 "src/subgraph/minimum2.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700100 "src/subgraph/multiply2.c",
Marat Dukhan5fab4092020-06-10 01:28:28 -0700101 "src/subgraph/negate.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700102 "src/subgraph/prelu.c",
103 "src/subgraph/sigmoid.c",
104 "src/subgraph/softmax.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700105 "src/subgraph/square-root.c",
106 "src/subgraph/square.c",
107 "src/subgraph/squared-difference.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700108 "src/subgraph/static-constant-pad.c",
Marat Dukhand27202d2020-07-09 23:43:40 -0700109 "src/subgraph/static-reshape.c",
Marat Dukhanaff24e22020-07-23 01:43:58 -0700110 "src/subgraph/static-resize-bilinear-2d.c",
Marat Dukhan9d3a4592020-06-05 16:52:42 -0700111 "src/subgraph/subtract.c",
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700112 "src/subgraph/unpooling-2d.c",
113]
114
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800115TABLE_SRCS = [
116 "src/tables/exp2-k-over-64.c",
117 "src/tables/exp2-k-over-2048.c",
Marat Dukhande390d42020-11-29 19:32:18 -0800118 "src/tables/exp2minus-k-over-4.c",
119 "src/tables/exp2minus-k-over-8.c",
Marat Dukhanc60742b2020-11-23 12:33:27 -0800120 "src/tables/exp2minus-k-over-16.c",
Marat Dukhan1f256fc2020-09-24 21:27:14 -0700121 "src/tables/exp2minus-k-over-64.c",
122 "src/tables/exp2minus-k-over-2048.c",
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800123]
124
Marat Dukhan08c4a432019-10-03 09:29:21 -0700125SCALAR_UKERNELS = [
Marat Dukhan329da642019-11-19 21:44:39 -0800126 "src/f32-argmaxpool/4x-scalar-c1.c",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800127 "src/f32-argmaxpool/9p8x-scalar-c1.c",
Marat Dukhan329da642019-11-19 21:44:39 -0800128 "src/f32-argmaxpool/9x-scalar-c1.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700129 "src/f32-avgpool/9p8x-minmax-scalar-c1.c",
130 "src/f32-avgpool/9x-minmax-scalar-c1.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700131 "src/f32-conv-hwc/3x3s2p0p1c3x4-scalar-1x1.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700132 "src/f32-conv-hwc/3x3s2p1c3x4-scalar-1x1.c",
Marat Dukhan1f29b802020-05-15 23:46:39 -0700133 "src/f32-conv-hwc2chw/3x3s2p1c3x4-scalar-1x1.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700134 "src/f32-dwconv/gen/up1x4-minmax-scalar-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700135 "src/f32-dwconv/gen/up1x4-minmax-scalar.c",
136 "src/f32-dwconv/gen/up1x4-scalar-acc2.c",
137 "src/f32-dwconv/gen/up1x4-scalar.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700138 "src/f32-dwconv/gen/up1x9-minmax-scalar-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700139 "src/f32-dwconv/gen/up1x9-minmax-scalar.c",
140 "src/f32-dwconv/gen/up1x9-scalar-acc2.c",
141 "src/f32-dwconv/gen/up1x9-scalar.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700142 "src/f32-dwconv/gen/up1x25-minmax-scalar-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700143 "src/f32-dwconv/gen/up1x25-minmax-scalar.c",
144 "src/f32-dwconv/gen/up1x25-scalar-acc2.c",
145 "src/f32-dwconv/gen/up1x25-scalar.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700146 "src/f32-dwconv/gen/up2x4-minmax-scalar-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700147 "src/f32-dwconv/gen/up2x4-minmax-scalar.c",
148 "src/f32-dwconv/gen/up2x4-scalar-acc2.c",
149 "src/f32-dwconv/gen/up2x4-scalar.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700150 "src/f32-dwconv/gen/up2x9-minmax-scalar-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700151 "src/f32-dwconv/gen/up2x9-minmax-scalar.c",
152 "src/f32-dwconv/gen/up2x9-scalar-acc2.c",
153 "src/f32-dwconv/gen/up2x9-scalar.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700154 "src/f32-dwconv/gen/up2x25-minmax-scalar-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700155 "src/f32-dwconv/gen/up2x25-minmax-scalar.c",
156 "src/f32-dwconv/gen/up2x25-scalar-acc2.c",
157 "src/f32-dwconv/gen/up2x25-scalar.c",
Frank Barchard35db7d02020-10-26 13:37:34 -0700158 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc2.c",
159 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc3.c",
160 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc4.c",
Marat Dukhan91249d22020-10-24 12:02:51 -0700161 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1.c",
Frank Barchard35db7d02020-10-26 13:37:34 -0700162 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-2x1-acc2.c",
Marat Dukhan91249d22020-10-24 12:02:51 -0700163 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-2x1.c",
164 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-3x1.c",
165 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-4x1.c",
166 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-5x1.c",
167 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-6x1.c",
Marat Dukhancf5b3c32020-10-25 19:21:10 -0700168 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc2.c",
169 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc3.c",
170 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -0700171 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1.c",
Marat Dukhancf5b3c32020-10-25 19:21:10 -0700172 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-2x1-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -0700173 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-2x1.c",
174 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-3x1.c",
175 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-4x1.c",
Marat Dukhanc4efb002020-10-25 23:14:47 -0700176 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc2.c",
177 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc3.c",
178 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc4.c",
179 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc5.c",
Frank Barchard35db7d02020-10-26 13:37:34 -0700180 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1.c",
Marat Dukhanc4efb002020-10-25 23:14:47 -0700181 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc2.c",
182 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc3.c",
Frank Barchard35db7d02020-10-26 13:37:34 -0700183 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1.c",
Marat Dukhanc4efb002020-10-25 23:14:47 -0700184 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-3x1-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -0700185 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-3x1.c",
Marat Dukhan29c0c332020-10-28 22:11:00 -0700186 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc2.c",
187 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc3.c",
188 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc4.c",
189 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc5.c",
190 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1.c",
191 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc2.c",
192 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc3.c",
193 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1.c",
194 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-3x1-acc2.c",
195 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-3x1.c",
Marat Dukhan1f29b802020-05-15 23:46:39 -0700196 "src/f32-gavgpool-cw/scalar-x1.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700197 "src/f32-gavgpool/7p7x-minmax-scalar-c1.c",
198 "src/f32-gavgpool/7x-minmax-scalar-c1.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700199 "src/f32-gemm/gen-inc/1x4inc-minmax-scalar.c",
200 "src/f32-gemm/gen-inc/2x4inc-minmax-scalar.c",
201 "src/f32-gemm/gen-inc/4x4inc-minmax-scalar.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700202 "src/f32-gemm/gen/1x4-minmax-scalar.c",
203 "src/f32-gemm/gen/1x4-relu-scalar.c",
204 "src/f32-gemm/gen/1x4-scalar.c",
205 "src/f32-gemm/gen/2x4-minmax-scalar.c",
206 "src/f32-gemm/gen/2x4-relu-scalar.c",
207 "src/f32-gemm/gen/2x4-scalar.c",
208 "src/f32-gemm/gen/4x2-minmax-scalar.c",
209 "src/f32-gemm/gen/4x2-relu-scalar.c",
210 "src/f32-gemm/gen/4x2-scalar.c",
211 "src/f32-gemm/gen/4x4-minmax-scalar.c",
212 "src/f32-gemm/gen/4x4-relu-scalar.c",
213 "src/f32-gemm/gen/4x4-scalar.c",
XNNPACK Team21432672020-10-19 19:58:48 -0700214 "src/f32-ibilinear-chw/gen/scalar-p1.c",
215 "src/f32-ibilinear-chw/gen/scalar-p2.c",
216 "src/f32-ibilinear-chw/gen/scalar-p4.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700217 "src/f32-ibilinear/gen/scalar-c1.c",
218 "src/f32-ibilinear/gen/scalar-c2.c",
219 "src/f32-ibilinear/gen/scalar-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700220 "src/f32-igemm/gen/1x4-minmax-scalar.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700221 "src/f32-igemm/gen/1x4-relu-scalar.c",
222 "src/f32-igemm/gen/1x4-scalar.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700223 "src/f32-igemm/gen/2x4-minmax-scalar.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700224 "src/f32-igemm/gen/2x4-relu-scalar.c",
225 "src/f32-igemm/gen/2x4-scalar.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700226 "src/f32-igemm/gen/4x2-minmax-scalar.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700227 "src/f32-igemm/gen/4x2-relu-scalar.c",
228 "src/f32-igemm/gen/4x2-scalar.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700229 "src/f32-igemm/gen/4x4-minmax-scalar.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700230 "src/f32-igemm/gen/4x4-relu-scalar.c",
231 "src/f32-igemm/gen/4x4-scalar.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700232 "src/f32-maxpool/9p8x-minmax-scalar-c1.c",
233 "src/f32-pavgpool/9p8x-minmax-scalar-c1.c",
234 "src/f32-pavgpool/9x-minmax-scalar-c1.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700235 "src/f32-ppmm/gen/2x4-minmax-scalar.c",
236 "src/f32-ppmm/gen/3x3-minmax-scalar.c",
237 "src/f32-ppmm/gen/4x2-minmax-scalar.c",
238 "src/f32-ppmm/gen/4x4-minmax-scalar.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800239 "src/f32-prelu/gen/scalar-2x1.c",
240 "src/f32-prelu/gen/scalar-2x4.c",
Marat Dukhanf46f6752020-01-21 11:03:49 -0800241 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x1.c",
Marat Dukhanf46f6752020-01-21 11:03:49 -0800242 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x2-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700243 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x2.c",
Marat Dukhanf46f6752020-01-21 11:03:49 -0800244 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4-acc2.c",
245 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700246 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4.c",
Marat Dukhanf46f6752020-01-21 11:03:49 -0800247 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x1.c",
Marat Dukhanf46f6752020-01-21 11:03:49 -0800248 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x2-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700249 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x2.c",
Marat Dukhanf46f6752020-01-21 11:03:49 -0800250 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x4-acc2.c",
251 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x4-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700252 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700253 "src/f32-rmax/scalar.c",
Marat Dukhan355ab432020-04-09 19:01:52 -0700254 "src/f32-spmm/gen/1x1-minmax-scalar-pipelined.c",
255 "src/f32-spmm/gen/1x1-minmax-scalar.c",
256 "src/f32-spmm/gen/2x1-minmax-scalar-pipelined.c",
257 "src/f32-spmm/gen/2x1-minmax-scalar.c",
258 "src/f32-spmm/gen/4x1-minmax-scalar-pipelined.c",
259 "src/f32-spmm/gen/4x1-minmax-scalar.c",
260 "src/f32-spmm/gen/8x1-minmax-scalar-pipelined.c",
261 "src/f32-spmm/gen/8x1-minmax-scalar.c",
262 "src/f32-spmm/gen/8x2-minmax-scalar.c",
263 "src/f32-spmm/gen/8x4-minmax-scalar.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700264 "src/f32-vbinary/gen/vadd-minmax-scalar-x1.c",
265 "src/f32-vbinary/gen/vadd-minmax-scalar-x2.c",
266 "src/f32-vbinary/gen/vadd-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700267 "src/f32-vbinary/gen/vadd-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700268 "src/f32-vbinary/gen/vadd-relu-scalar-x1.c",
269 "src/f32-vbinary/gen/vadd-relu-scalar-x2.c",
270 "src/f32-vbinary/gen/vadd-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700271 "src/f32-vbinary/gen/vadd-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700272 "src/f32-vbinary/gen/vadd-scalar-x1.c",
273 "src/f32-vbinary/gen/vadd-scalar-x2.c",
274 "src/f32-vbinary/gen/vadd-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700275 "src/f32-vbinary/gen/vadd-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700276 "src/f32-vbinary/gen/vaddc-minmax-scalar-x1.c",
277 "src/f32-vbinary/gen/vaddc-minmax-scalar-x2.c",
278 "src/f32-vbinary/gen/vaddc-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700279 "src/f32-vbinary/gen/vaddc-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700280 "src/f32-vbinary/gen/vaddc-relu-scalar-x1.c",
281 "src/f32-vbinary/gen/vaddc-relu-scalar-x2.c",
282 "src/f32-vbinary/gen/vaddc-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700283 "src/f32-vbinary/gen/vaddc-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700284 "src/f32-vbinary/gen/vaddc-scalar-x1.c",
285 "src/f32-vbinary/gen/vaddc-scalar-x2.c",
286 "src/f32-vbinary/gen/vaddc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700287 "src/f32-vbinary/gen/vaddc-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700288 "src/f32-vbinary/gen/vdiv-minmax-scalar-x1.c",
289 "src/f32-vbinary/gen/vdiv-minmax-scalar-x2.c",
290 "src/f32-vbinary/gen/vdiv-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700291 "src/f32-vbinary/gen/vdiv-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700292 "src/f32-vbinary/gen/vdiv-relu-scalar-x1.c",
293 "src/f32-vbinary/gen/vdiv-relu-scalar-x2.c",
294 "src/f32-vbinary/gen/vdiv-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700295 "src/f32-vbinary/gen/vdiv-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700296 "src/f32-vbinary/gen/vdiv-scalar-x1.c",
297 "src/f32-vbinary/gen/vdiv-scalar-x2.c",
298 "src/f32-vbinary/gen/vdiv-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700299 "src/f32-vbinary/gen/vdiv-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700300 "src/f32-vbinary/gen/vdivc-minmax-scalar-x1.c",
301 "src/f32-vbinary/gen/vdivc-minmax-scalar-x2.c",
302 "src/f32-vbinary/gen/vdivc-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700303 "src/f32-vbinary/gen/vdivc-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700304 "src/f32-vbinary/gen/vdivc-relu-scalar-x1.c",
305 "src/f32-vbinary/gen/vdivc-relu-scalar-x2.c",
306 "src/f32-vbinary/gen/vdivc-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700307 "src/f32-vbinary/gen/vdivc-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700308 "src/f32-vbinary/gen/vdivc-scalar-x1.c",
309 "src/f32-vbinary/gen/vdivc-scalar-x2.c",
310 "src/f32-vbinary/gen/vdivc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700311 "src/f32-vbinary/gen/vdivc-scalar-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800312 "src/f32-vbinary/gen/vmax-scalar-x1.c",
313 "src/f32-vbinary/gen/vmax-scalar-x2.c",
314 "src/f32-vbinary/gen/vmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700315 "src/f32-vbinary/gen/vmax-scalar-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800316 "src/f32-vbinary/gen/vmaxc-scalar-x1.c",
317 "src/f32-vbinary/gen/vmaxc-scalar-x2.c",
318 "src/f32-vbinary/gen/vmaxc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700319 "src/f32-vbinary/gen/vmaxc-scalar-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800320 "src/f32-vbinary/gen/vmin-scalar-x1.c",
321 "src/f32-vbinary/gen/vmin-scalar-x2.c",
322 "src/f32-vbinary/gen/vmin-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700323 "src/f32-vbinary/gen/vmin-scalar-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800324 "src/f32-vbinary/gen/vminc-scalar-x1.c",
325 "src/f32-vbinary/gen/vminc-scalar-x2.c",
326 "src/f32-vbinary/gen/vminc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700327 "src/f32-vbinary/gen/vminc-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700328 "src/f32-vbinary/gen/vmul-minmax-scalar-x1.c",
329 "src/f32-vbinary/gen/vmul-minmax-scalar-x2.c",
330 "src/f32-vbinary/gen/vmul-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700331 "src/f32-vbinary/gen/vmul-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700332 "src/f32-vbinary/gen/vmul-relu-scalar-x1.c",
333 "src/f32-vbinary/gen/vmul-relu-scalar-x2.c",
334 "src/f32-vbinary/gen/vmul-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700335 "src/f32-vbinary/gen/vmul-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700336 "src/f32-vbinary/gen/vmul-scalar-x1.c",
337 "src/f32-vbinary/gen/vmul-scalar-x2.c",
338 "src/f32-vbinary/gen/vmul-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700339 "src/f32-vbinary/gen/vmul-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700340 "src/f32-vbinary/gen/vmulc-minmax-scalar-x1.c",
341 "src/f32-vbinary/gen/vmulc-minmax-scalar-x2.c",
342 "src/f32-vbinary/gen/vmulc-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700343 "src/f32-vbinary/gen/vmulc-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700344 "src/f32-vbinary/gen/vmulc-relu-scalar-x1.c",
345 "src/f32-vbinary/gen/vmulc-relu-scalar-x2.c",
346 "src/f32-vbinary/gen/vmulc-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700347 "src/f32-vbinary/gen/vmulc-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700348 "src/f32-vbinary/gen/vmulc-scalar-x1.c",
349 "src/f32-vbinary/gen/vmulc-scalar-x2.c",
350 "src/f32-vbinary/gen/vmulc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700351 "src/f32-vbinary/gen/vmulc-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700352 "src/f32-vbinary/gen/vrdivc-minmax-scalar-x1.c",
353 "src/f32-vbinary/gen/vrdivc-minmax-scalar-x2.c",
354 "src/f32-vbinary/gen/vrdivc-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700355 "src/f32-vbinary/gen/vrdivc-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700356 "src/f32-vbinary/gen/vrdivc-relu-scalar-x1.c",
357 "src/f32-vbinary/gen/vrdivc-relu-scalar-x2.c",
358 "src/f32-vbinary/gen/vrdivc-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700359 "src/f32-vbinary/gen/vrdivc-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700360 "src/f32-vbinary/gen/vrdivc-scalar-x1.c",
361 "src/f32-vbinary/gen/vrdivc-scalar-x2.c",
362 "src/f32-vbinary/gen/vrdivc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700363 "src/f32-vbinary/gen/vrdivc-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700364 "src/f32-vbinary/gen/vrsubc-minmax-scalar-x1.c",
365 "src/f32-vbinary/gen/vrsubc-minmax-scalar-x2.c",
366 "src/f32-vbinary/gen/vrsubc-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700367 "src/f32-vbinary/gen/vrsubc-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700368 "src/f32-vbinary/gen/vrsubc-relu-scalar-x1.c",
369 "src/f32-vbinary/gen/vrsubc-relu-scalar-x2.c",
370 "src/f32-vbinary/gen/vrsubc-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700371 "src/f32-vbinary/gen/vrsubc-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700372 "src/f32-vbinary/gen/vrsubc-scalar-x1.c",
373 "src/f32-vbinary/gen/vrsubc-scalar-x2.c",
374 "src/f32-vbinary/gen/vrsubc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700375 "src/f32-vbinary/gen/vrsubc-scalar-x8.c",
Marat Dukhan13bafb02020-06-05 00:43:11 -0700376 "src/f32-vbinary/gen/vsqrdiff-scalar-x1.c",
377 "src/f32-vbinary/gen/vsqrdiff-scalar-x2.c",
378 "src/f32-vbinary/gen/vsqrdiff-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700379 "src/f32-vbinary/gen/vsqrdiff-scalar-x8.c",
Marat Dukhan13bafb02020-06-05 00:43:11 -0700380 "src/f32-vbinary/gen/vsqrdiffc-scalar-x1.c",
381 "src/f32-vbinary/gen/vsqrdiffc-scalar-x2.c",
382 "src/f32-vbinary/gen/vsqrdiffc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700383 "src/f32-vbinary/gen/vsqrdiffc-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700384 "src/f32-vbinary/gen/vsub-minmax-scalar-x1.c",
385 "src/f32-vbinary/gen/vsub-minmax-scalar-x2.c",
386 "src/f32-vbinary/gen/vsub-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700387 "src/f32-vbinary/gen/vsub-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700388 "src/f32-vbinary/gen/vsub-relu-scalar-x1.c",
389 "src/f32-vbinary/gen/vsub-relu-scalar-x2.c",
390 "src/f32-vbinary/gen/vsub-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700391 "src/f32-vbinary/gen/vsub-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700392 "src/f32-vbinary/gen/vsub-scalar-x1.c",
393 "src/f32-vbinary/gen/vsub-scalar-x2.c",
394 "src/f32-vbinary/gen/vsub-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700395 "src/f32-vbinary/gen/vsub-scalar-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700396 "src/f32-vbinary/gen/vsubc-minmax-scalar-x1.c",
397 "src/f32-vbinary/gen/vsubc-minmax-scalar-x2.c",
398 "src/f32-vbinary/gen/vsubc-minmax-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700399 "src/f32-vbinary/gen/vsubc-minmax-scalar-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700400 "src/f32-vbinary/gen/vsubc-relu-scalar-x1.c",
401 "src/f32-vbinary/gen/vsubc-relu-scalar-x2.c",
402 "src/f32-vbinary/gen/vsubc-relu-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700403 "src/f32-vbinary/gen/vsubc-relu-scalar-x8.c",
Frank Barchard8e229db2020-07-06 23:31:35 -0700404 "src/f32-vbinary/gen/vsubc-scalar-x1.c",
405 "src/f32-vbinary/gen/vsubc-scalar-x2.c",
406 "src/f32-vbinary/gen/vsubc-scalar-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700407 "src/f32-vbinary/gen/vsubc-scalar-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -0700408 "src/f32-vclamp/gen/vclamp-scalar-x1.c",
409 "src/f32-vclamp/gen/vclamp-scalar-x2.c",
410 "src/f32-vclamp/gen/vclamp-scalar-x4.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800411 "src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x1.c",
412 "src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x2.c",
413 "src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x3.c",
414 "src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x4.c",
415 "src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x5.c",
416 "src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x6.c",
417 "src/f32-velu/gen/velu-scalar-rr2-p6-x1.c",
418 "src/f32-velu/gen/velu-scalar-rr2-p6-x2.c",
419 "src/f32-velu/gen/velu-scalar-rr2-p6-x3.c",
420 "src/f32-velu/gen/velu-scalar-rr2-p6-x4.c",
421 "src/f32-velu/gen/velu-scalar-rr2-p6-x5.c",
422 "src/f32-velu/gen/velu-scalar-rr2-p6-x6.c",
Marat Dukhan6674d692021-05-05 22:27:00 -0700423 "src/f32-vhswish/gen/vhswish-scalar-x1.c",
424 "src/f32-vhswish/gen/vhswish-scalar-x2.c",
425 "src/f32-vhswish/gen/vhswish-scalar-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700426 "src/f32-vlrelu/gen/vlrelu-scalar-x1.c",
427 "src/f32-vlrelu/gen/vlrelu-scalar-x2.c",
428 "src/f32-vlrelu/gen/vlrelu-scalar-x4.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700429 "src/f32-vmulcaddc/gen/c1-minmax-scalar-2x.c",
430 "src/f32-vmulcaddc/gen/c2-minmax-scalar-2x.c",
431 "src/f32-vmulcaddc/gen/c4-minmax-scalar-2x.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -0700432 "src/f32-vrelu/gen/vrelu-scalar-x1.c",
433 "src/f32-vrelu/gen/vrelu-scalar-x2.c",
434 "src/f32-vrelu/gen/vrelu-scalar-x4.c",
435 "src/f32-vrelu/gen/vrelu-scalar-x8.c",
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700436 "src/f32-vrnd/gen/vrndd-scalar-libm-x1.c",
437 "src/f32-vrnd/gen/vrndd-scalar-libm-x2.c",
438 "src/f32-vrnd/gen/vrndd-scalar-libm-x4.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700439 "src/f32-vrnd/gen/vrndne-scalar-libm-x1.c",
440 "src/f32-vrnd/gen/vrndne-scalar-libm-x2.c",
441 "src/f32-vrnd/gen/vrndne-scalar-libm-x4.c",
442 "src/f32-vrnd/gen/vrndu-scalar-libm-x1.c",
443 "src/f32-vrnd/gen/vrndu-scalar-libm-x2.c",
444 "src/f32-vrnd/gen/vrndu-scalar-libm-x4.c",
445 "src/f32-vrnd/gen/vrndz-scalar-libm-x1.c",
446 "src/f32-vrnd/gen/vrndz-scalar-libm-x2.c",
447 "src/f32-vrnd/gen/vrndz-scalar-libm-x4.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -0700448 "src/f32-vsigmoid/gen/vsigmoid-scalar-lut64-p2-div-x1.c",
449 "src/f32-vsigmoid/gen/vsigmoid-scalar-lut64-p2-div-x2.c",
450 "src/f32-vsigmoid/gen/vsigmoid-scalar-lut64-p2-div-x4.c",
451 "src/f32-vsigmoid/gen/vsigmoid-scalar-lut2048-p1-div-x1.c",
452 "src/f32-vsigmoid/gen/vsigmoid-scalar-lut2048-p1-div-x2.c",
453 "src/f32-vsigmoid/gen/vsigmoid-scalar-lut2048-p1-div-x4.c",
454 "src/f32-vsigmoid/gen/vsigmoid-scalar-p5-div-x1.c",
455 "src/f32-vsigmoid/gen/vsigmoid-scalar-p5-div-x2.c",
456 "src/f32-vsigmoid/gen/vsigmoid-scalar-p5-div-x4.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700457 "src/f32-vsqrt/gen/scalar-sqrt-x1.c",
458 "src/f32-vsqrt/gen/scalar-sqrt-x2.c",
459 "src/f32-vsqrt/gen/scalar-sqrt-x4.c",
Marat Dukhan5020b962020-06-08 13:30:10 -0700460 "src/f32-vunary/gen/vabs-scalar-x1.c",
461 "src/f32-vunary/gen/vabs-scalar-x2.c",
462 "src/f32-vunary/gen/vabs-scalar-x4.c",
463 "src/f32-vunary/gen/vneg-scalar-x1.c",
464 "src/f32-vunary/gen/vneg-scalar-x2.c",
465 "src/f32-vunary/gen/vneg-scalar-x4.c",
466 "src/f32-vunary/gen/vsqr-scalar-x1.c",
467 "src/f32-vunary/gen/vsqr-scalar-x2.c",
468 "src/f32-vunary/gen/vsqr-scalar-x4.c",
Marat Dukhande390d42020-11-29 19:32:18 -0800469 "src/math/expm1minus-scalar-rr2-lut4-p4.c",
470 "src/math/expm1minus-scalar-rr2-lut8-p3.c",
471 "src/math/expm1minus-scalar-rr2-lut8-p4.c",
Marat Dukhanc60742b2020-11-23 12:33:27 -0800472 "src/math/expm1minus-scalar-rr2-lut16-p3.c",
473 "src/math/expm1minus-scalar-rr2-lut16-p4.c",
474 "src/math/expm1minus-scalar-rr2-p5.c",
475 "src/math/expm1minus-scalar-rr2-p6.c",
Frank Barchard22136062020-11-24 18:44:46 -0800476 "src/math/expminus-scalar-rr2-lut64-p2.c",
477 "src/math/expminus-scalar-rr2-lut2048-p1.c",
478 "src/math/expminus-scalar-rr2-p5.c",
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700479 "src/math/roundd-scalar-addsub.c",
480 "src/math/roundd-scalar-cvt.c",
Marat Dukhanffbf96a2020-05-14 02:59:08 -0700481 "src/math/roundd-scalar-floor.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700482 "src/math/roundne-scalar-addsub.c",
483 "src/math/roundne-scalar-nearbyint.c",
484 "src/math/roundne-scalar-rint.c",
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700485 "src/math/roundu-scalar-addsub.c",
Marat Dukhanffbf96a2020-05-14 02:59:08 -0700486 "src/math/roundu-scalar-ceil.c",
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700487 "src/math/roundu-scalar-cvt.c",
Marat Dukhan2dbb9442020-05-12 20:43:43 -0700488 "src/math/roundz-scalar-addsub.c",
489 "src/math/roundz-scalar-cvt.c",
Marat Dukhanffbf96a2020-05-14 02:59:08 -0700490 "src/math/roundz-scalar-trunc.c",
Marat Dukhanf8475d62020-09-17 15:01:43 -0700491 "src/math/sigmoid-scalar-rr2-lut64-p2-div.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700492 "src/math/sigmoid-scalar-rr2-lut2048-p1-div.c",
Marat Dukhanf8475d62020-09-17 15:01:43 -0700493 "src/math/sigmoid-scalar-rr2-p5-div.c",
Frank Barchardf10af6c2021-06-30 12:42:29 -0700494 "src/params-init.c",
Marat Dukhan57547062021-06-30 16:53:29 -0700495 "src/qc8-dwconv/gen/up1x9-minmax-fp32-scalar-lrint.c",
496 "src/qc8-dwconv/gen/up1x9-minmax-fp32-scalar-magic.c",
497 "src/qc8-dwconv/gen/up1x25-minmax-fp32-scalar-lrint.c",
498 "src/qc8-dwconv/gen/up1x25-minmax-fp32-scalar-magic.c",
499 "src/qc8-dwconv/gen/up2x9-minmax-fp32-scalar-lrint.c",
500 "src/qc8-dwconv/gen/up2x9-minmax-fp32-scalar-magic.c",
501 "src/qc8-dwconv/gen/up2x25-minmax-fp32-scalar-lrint.c",
502 "src/qc8-dwconv/gen/up2x25-minmax-fp32-scalar-magic.c",
503 "src/qc8-dwconv/gen/up4x9-minmax-fp32-scalar-lrint.c",
504 "src/qc8-dwconv/gen/up4x9-minmax-fp32-scalar-magic.c",
505 "src/qc8-dwconv/gen/up4x25-minmax-fp32-scalar-lrint.c",
506 "src/qc8-dwconv/gen/up4x25-minmax-fp32-scalar-magic.c",
Marat Dukhand6021542021-06-30 09:04:20 -0700507 "src/qc8-gemm/gen/1x2-minmax-fp32-scalar-lrint.c",
508 "src/qc8-gemm/gen/1x2-minmax-fp32-scalar-magic.c",
509 "src/qc8-gemm/gen/1x4-minmax-fp32-scalar-lrint.c",
510 "src/qc8-gemm/gen/1x4-minmax-fp32-scalar-magic.c",
511 "src/qc8-gemm/gen/2x2-minmax-fp32-scalar-lrint.c",
512 "src/qc8-gemm/gen/2x2-minmax-fp32-scalar-magic.c",
513 "src/qc8-gemm/gen/2x4-minmax-fp32-scalar-lrint.c",
514 "src/qc8-gemm/gen/2x4-minmax-fp32-scalar-magic.c",
515 "src/qc8-gemm/gen/3x2-minmax-fp32-scalar-lrint.c",
516 "src/qc8-gemm/gen/3x2-minmax-fp32-scalar-magic.c",
517 "src/qc8-gemm/gen/3x4-minmax-fp32-scalar-lrint.c",
518 "src/qc8-gemm/gen/3x4-minmax-fp32-scalar-magic.c",
519 "src/qc8-gemm/gen/4x2-minmax-fp32-scalar-lrint.c",
520 "src/qc8-gemm/gen/4x2-minmax-fp32-scalar-magic.c",
521 "src/qc8-gemm/gen/4x4-minmax-fp32-scalar-lrint.c",
522 "src/qc8-gemm/gen/4x4-minmax-fp32-scalar-magic.c",
523 "src/qc8-igemm/gen/1x2-minmax-fp32-scalar-lrint.c",
524 "src/qc8-igemm/gen/1x2-minmax-fp32-scalar-magic.c",
525 "src/qc8-igemm/gen/1x4-minmax-fp32-scalar-lrint.c",
526 "src/qc8-igemm/gen/1x4-minmax-fp32-scalar-magic.c",
527 "src/qc8-igemm/gen/2x2-minmax-fp32-scalar-lrint.c",
528 "src/qc8-igemm/gen/2x2-minmax-fp32-scalar-magic.c",
529 "src/qc8-igemm/gen/2x4-minmax-fp32-scalar-lrint.c",
530 "src/qc8-igemm/gen/2x4-minmax-fp32-scalar-magic.c",
531 "src/qc8-igemm/gen/3x2-minmax-fp32-scalar-lrint.c",
532 "src/qc8-igemm/gen/3x2-minmax-fp32-scalar-magic.c",
533 "src/qc8-igemm/gen/3x4-minmax-fp32-scalar-lrint.c",
534 "src/qc8-igemm/gen/3x4-minmax-fp32-scalar-magic.c",
535 "src/qc8-igemm/gen/4x2-minmax-fp32-scalar-lrint.c",
536 "src/qc8-igemm/gen/4x2-minmax-fp32-scalar-magic.c",
537 "src/qc8-igemm/gen/4x4-minmax-fp32-scalar-lrint.c",
538 "src/qc8-igemm/gen/4x4-minmax-fp32-scalar-magic.c",
Marat Dukhan85d772b2021-06-30 11:02:42 -0700539 "src/qs8-dwconv/gen/up1x9-minmax-fp32-scalar-lrint.c",
540 "src/qs8-dwconv/gen/up1x9-minmax-fp32-scalar-magic.c",
541 "src/qs8-dwconv/gen/up1x9-minmax-gemmlowp-scalar.c",
Frank Barchardf10af6c2021-06-30 12:42:29 -0700542 "src/qs8-dwconv/gen/up1x25-minmax-fp32-scalar-lrint.c",
543 "src/qs8-dwconv/gen/up1x25-minmax-fp32-scalar-magic.c",
544 "src/qs8-dwconv/gen/up1x25-minmax-gemmlowp-scalar.c",
Marat Dukhan85d772b2021-06-30 11:02:42 -0700545 "src/qs8-dwconv/gen/up2x9-minmax-fp32-scalar-lrint.c",
546 "src/qs8-dwconv/gen/up2x9-minmax-fp32-scalar-magic.c",
547 "src/qs8-dwconv/gen/up2x9-minmax-gemmlowp-scalar.c",
Frank Barchardf10af6c2021-06-30 12:42:29 -0700548 "src/qs8-dwconv/gen/up2x25-minmax-fp32-scalar-lrint.c",
549 "src/qs8-dwconv/gen/up2x25-minmax-fp32-scalar-magic.c",
550 "src/qs8-dwconv/gen/up2x25-minmax-gemmlowp-scalar.c",
Marat Dukhan85d772b2021-06-30 11:02:42 -0700551 "src/qs8-dwconv/gen/up4x9-minmax-fp32-scalar-lrint.c",
552 "src/qs8-dwconv/gen/up4x9-minmax-fp32-scalar-magic.c",
553 "src/qs8-dwconv/gen/up4x9-minmax-gemmlowp-scalar.c",
Frank Barchardf10af6c2021-06-30 12:42:29 -0700554 "src/qs8-dwconv/gen/up4x25-minmax-fp32-scalar-lrint.c",
555 "src/qs8-dwconv/gen/up4x25-minmax-fp32-scalar-magic.c",
556 "src/qs8-dwconv/gen/up4x25-minmax-gemmlowp-scalar.c",
Marat Dukhan047b6202021-05-11 20:32:25 -0700557 "src/qs8-gavgpool/gen/7p7x-minmax-scalar-c1.c",
558 "src/qs8-gavgpool/gen/7p7x-minmax-scalar-c2.c",
559 "src/qs8-gavgpool/gen/7p7x-minmax-scalar-c4.c",
560 "src/qs8-gavgpool/gen/7x-minmax-scalar-c1.c",
561 "src/qs8-gavgpool/gen/7x-minmax-scalar-c2.c",
562 "src/qs8-gavgpool/gen/7x-minmax-scalar-c4.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700563 "src/qs8-gemm/gen/1x2-minmax-fp32-scalar-lrint.c",
564 "src/qs8-gemm/gen/1x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700565 "src/qs8-gemm/gen/1x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700566 "src/qs8-gemm/gen/1x4-minmax-fp32-scalar-lrint.c",
567 "src/qs8-gemm/gen/1x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700568 "src/qs8-gemm/gen/1x4-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700569 "src/qs8-gemm/gen/2x2-minmax-fp32-scalar-lrint.c",
570 "src/qs8-gemm/gen/2x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700571 "src/qs8-gemm/gen/2x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700572 "src/qs8-gemm/gen/2x4-minmax-fp32-scalar-lrint.c",
573 "src/qs8-gemm/gen/2x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700574 "src/qs8-gemm/gen/2x4-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700575 "src/qs8-gemm/gen/3x2-minmax-fp32-scalar-lrint.c",
576 "src/qs8-gemm/gen/3x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700577 "src/qs8-gemm/gen/3x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700578 "src/qs8-gemm/gen/3x4-minmax-fp32-scalar-lrint.c",
579 "src/qs8-gemm/gen/3x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700580 "src/qs8-gemm/gen/3x4-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700581 "src/qs8-gemm/gen/4x2-minmax-fp32-scalar-lrint.c",
582 "src/qs8-gemm/gen/4x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700583 "src/qs8-gemm/gen/4x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700584 "src/qs8-gemm/gen/4x4-minmax-fp32-scalar-lrint.c",
585 "src/qs8-gemm/gen/4x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700586 "src/qs8-gemm/gen/4x4-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700587 "src/qs8-igemm/gen/1x2-minmax-fp32-scalar-lrint.c",
588 "src/qs8-igemm/gen/1x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700589 "src/qs8-igemm/gen/1x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700590 "src/qs8-igemm/gen/1x4-minmax-fp32-scalar-lrint.c",
591 "src/qs8-igemm/gen/1x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700592 "src/qs8-igemm/gen/1x4-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700593 "src/qs8-igemm/gen/2x2-minmax-fp32-scalar-lrint.c",
594 "src/qs8-igemm/gen/2x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700595 "src/qs8-igemm/gen/2x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700596 "src/qs8-igemm/gen/2x4-minmax-fp32-scalar-lrint.c",
597 "src/qs8-igemm/gen/2x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700598 "src/qs8-igemm/gen/2x4-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700599 "src/qs8-igemm/gen/3x2-minmax-fp32-scalar-lrint.c",
600 "src/qs8-igemm/gen/3x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700601 "src/qs8-igemm/gen/3x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700602 "src/qs8-igemm/gen/3x4-minmax-fp32-scalar-lrint.c",
603 "src/qs8-igemm/gen/3x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700604 "src/qs8-igemm/gen/3x4-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700605 "src/qs8-igemm/gen/4x2-minmax-fp32-scalar-lrint.c",
606 "src/qs8-igemm/gen/4x2-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700607 "src/qs8-igemm/gen/4x2-minmax-gemmlowp-scalar.c",
Marat Dukhan779b2532021-06-29 14:14:13 -0700608 "src/qs8-igemm/gen/4x4-minmax-fp32-scalar-lrint.c",
609 "src/qs8-igemm/gen/4x4-minmax-fp32-scalar-magic.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -0700610 "src/qs8-igemm/gen/4x4-minmax-gemmlowp-scalar.c",
Marat Dukhan2e23d2b2020-07-29 16:01:37 -0700611 "src/qs8-requantization/fp32-scalar-lrintf.c",
612 "src/qs8-requantization/fp32-scalar-magic.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -0700613 "src/qs8-requantization/gemmlowp-scalar.c",
Marat Dukhan06716242021-05-26 15:56:39 -0700614 "src/qs8-requantization/rndna-scalar-signed64.c",
615 "src/qs8-requantization/rndna-scalar-unsigned32.c",
616 "src/qs8-requantization/rndna-scalar-unsigned64.c",
Marat Dukhan062bee32021-05-27 20:31:07 -0700617 "src/qs8-requantization/rndnu-scalar.c",
Marat Dukhand481c282021-05-11 23:48:31 -0700618 "src/qs8-vadd/gen/minmax-scalar-x1.c",
619 "src/qs8-vadd/gen/minmax-scalar-x2.c",
620 "src/qs8-vadd/gen/minmax-scalar-x4.c",
621 "src/qs8-vaddc/gen/minmax-scalar-x1.c",
622 "src/qs8-vaddc/gen/minmax-scalar-x2.c",
623 "src/qs8-vaddc/gen/minmax-scalar-x4.c",
Marat Dukhan08b7a972020-07-14 18:17:29 -0700624 "src/qu8-avgpool/9p8x-minmax-scalar-c1.c",
625 "src/qu8-avgpool/9x-minmax-scalar-c1.c",
Marat Dukhan1f714282021-07-15 15:41:32 -0700626 "src/qu8-dwconv/gen/up1x9-minmax-fp32-scalar-lrint.c",
627 "src/qu8-dwconv/gen/up1x9-minmax-fp32-scalar-magic.c",
628 "src/qu8-dwconv/gen/up1x25-minmax-fp32-scalar-lrint.c",
629 "src/qu8-dwconv/gen/up1x25-minmax-fp32-scalar-magic.c",
630 "src/qu8-dwconv/gen/up2x9-minmax-fp32-scalar-lrint.c",
631 "src/qu8-dwconv/gen/up2x9-minmax-fp32-scalar-magic.c",
632 "src/qu8-dwconv/gen/up2x25-minmax-fp32-scalar-lrint.c",
633 "src/qu8-dwconv/gen/up2x25-minmax-fp32-scalar-magic.c",
634 "src/qu8-dwconv/gen/up4x9-minmax-fp32-scalar-lrint.c",
635 "src/qu8-dwconv/gen/up4x9-minmax-fp32-scalar-magic.c",
636 "src/qu8-dwconv/gen/up4x25-minmax-fp32-scalar-lrint.c",
637 "src/qu8-dwconv/gen/up4x25-minmax-fp32-scalar-magic.c",
Marat Dukhan08b7a972020-07-14 18:17:29 -0700638 "src/qu8-gavgpool/7p7x-minmax-scalar-c1.c",
639 "src/qu8-gavgpool/7x-minmax-scalar-c1.c",
Marat Dukhan927d4742021-07-15 13:42:49 -0700640 "src/qu8-gemm/gen/1x2-minmax-fp32-scalar-lrint.c",
641 "src/qu8-gemm/gen/1x2-minmax-fp32-scalar-magic.c",
642 "src/qu8-gemm/gen/1x4-minmax-fp32-scalar-lrint.c",
643 "src/qu8-gemm/gen/1x4-minmax-fp32-scalar-magic.c",
644 "src/qu8-gemm/gen/2x2-minmax-fp32-scalar-lrint.c",
645 "src/qu8-gemm/gen/2x2-minmax-fp32-scalar-magic.c",
646 "src/qu8-gemm/gen/2x4-minmax-fp32-scalar-lrint.c",
647 "src/qu8-gemm/gen/2x4-minmax-fp32-scalar-magic.c",
648 "src/qu8-gemm/gen/3x2-minmax-fp32-scalar-lrint.c",
649 "src/qu8-gemm/gen/3x2-minmax-fp32-scalar-magic.c",
650 "src/qu8-gemm/gen/3x4-minmax-fp32-scalar-lrint.c",
651 "src/qu8-gemm/gen/3x4-minmax-fp32-scalar-magic.c",
652 "src/qu8-gemm/gen/4x2-minmax-fp32-scalar-lrint.c",
653 "src/qu8-gemm/gen/4x2-minmax-fp32-scalar-magic.c",
654 "src/qu8-gemm/gen/4x4-minmax-fp32-scalar-lrint.c",
655 "src/qu8-gemm/gen/4x4-minmax-fp32-scalar-magic.c",
Marat Dukhan927d4742021-07-15 13:42:49 -0700656 "src/qu8-igemm/gen/1x2-minmax-fp32-scalar-lrint.c",
657 "src/qu8-igemm/gen/1x2-minmax-fp32-scalar-magic.c",
658 "src/qu8-igemm/gen/1x4-minmax-fp32-scalar-lrint.c",
659 "src/qu8-igemm/gen/1x4-minmax-fp32-scalar-magic.c",
660 "src/qu8-igemm/gen/2x2-minmax-fp32-scalar-lrint.c",
661 "src/qu8-igemm/gen/2x2-minmax-fp32-scalar-magic.c",
662 "src/qu8-igemm/gen/2x4-minmax-fp32-scalar-lrint.c",
663 "src/qu8-igemm/gen/2x4-minmax-fp32-scalar-magic.c",
664 "src/qu8-igemm/gen/3x2-minmax-fp32-scalar-lrint.c",
665 "src/qu8-igemm/gen/3x2-minmax-fp32-scalar-magic.c",
666 "src/qu8-igemm/gen/3x4-minmax-fp32-scalar-lrint.c",
667 "src/qu8-igemm/gen/3x4-minmax-fp32-scalar-magic.c",
668 "src/qu8-igemm/gen/4x2-minmax-fp32-scalar-lrint.c",
669 "src/qu8-igemm/gen/4x2-minmax-fp32-scalar-magic.c",
670 "src/qu8-igemm/gen/4x4-minmax-fp32-scalar-lrint.c",
671 "src/qu8-igemm/gen/4x4-minmax-fp32-scalar-magic.c",
Marat Dukhan5b69f8b2020-07-24 15:26:48 -0700672 "src/qu8-requantization/fp32-scalar-lrintf.c",
673 "src/qu8-requantization/fp32-scalar-magic.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -0700674 "src/qu8-requantization/gemmlowp-scalar.c",
Marat Dukhan06716242021-05-26 15:56:39 -0700675 "src/qu8-requantization/rndna-scalar-signed64.c",
676 "src/qu8-requantization/rndna-scalar-unsigned32.c",
677 "src/qu8-requantization/rndna-scalar-unsigned64.c",
Marat Dukhan76e78c82021-07-20 21:11:23 -0700678 "src/qu8-vadd/gen/minmax-scalar-x1.c",
679 "src/qu8-vadd/gen/minmax-scalar-x2.c",
680 "src/qu8-vadd/gen/minmax-scalar-x4.c",
681 "src/qu8-vaddc/gen/minmax-scalar-x1.c",
682 "src/qu8-vaddc/gen/minmax-scalar-x2.c",
683 "src/qu8-vaddc/gen/minmax-scalar-x4.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700684 "src/u8-lut32norm/scalar.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700685 "src/u8-maxpool/9p8x-minmax-scalar-c1.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700686 "src/u8-rmax/scalar.c",
Marat Dukhan6674d692021-05-05 22:27:00 -0700687 "src/u8-vclamp/scalar-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700688 "src/x8-lut/scalar.c",
689 "src/x8-zip/x2-scalar.c",
690 "src/x8-zip/x3-scalar.c",
691 "src/x8-zip/x4-scalar.c",
692 "src/x8-zip/xm-scalar.c",
Marat Dukhanad71b9a2020-11-20 00:01:51 -0800693 "src/x32-depthtospace2d-chw2hwc/scalar.c",
Marat Dukhan3bb3bfc2020-05-19 17:42:46 -0700694 "src/x32-fill/scalar-float.c",
695 "src/x32-fill/scalar-int.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700696 "src/x32-packx/x2-scalar.c",
697 "src/x32-packx/x3-scalar.c",
698 "src/x32-packx/x4-scalar.c",
Marat Dukhan63523d42020-05-22 17:07:33 -0700699 "src/x32-pad/scalar-float.c",
Frank Barchardc9c320e2020-08-07 22:12:46 -0700700 "src/x32-pad/scalar-int.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700701 "src/x32-unpool/scalar.c",
702 "src/x32-zip/x2-scalar.c",
703 "src/x32-zip/x3-scalar.c",
704 "src/x32-zip/x4-scalar.c",
705 "src/x32-zip/xm-scalar.c",
Marat Dukhan048931b2020-11-24 20:53:54 -0800706 "src/xx-copy/memcpy.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700707]
708
Marat Dukhan436ebe62019-12-04 15:10:12 -0800709WASM_UKERNELS = [
Marat Dukhan99936602020-04-11 16:47:01 -0700710 "src/f32-avgpool/9p8x-minmax-wasm-c1.c",
711 "src/f32-avgpool/9x-minmax-wasm-c1.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700712 "src/f32-dwconv/gen/up1x4-minmax-wasm-acc2.c",
713 "src/f32-dwconv/gen/up1x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700714 "src/f32-dwconv/gen/up1x4-wasm-acc2.c",
715 "src/f32-dwconv/gen/up1x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700716 "src/f32-dwconv/gen/up1x9-minmax-wasm-acc2.c",
717 "src/f32-dwconv/gen/up1x9-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700718 "src/f32-dwconv/gen/up1x9-wasm-acc2.c",
719 "src/f32-dwconv/gen/up1x9-wasm.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700720 "src/f32-dwconv/gen/up1x25-minmax-wasm-acc2.c",
721 "src/f32-dwconv/gen/up1x25-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700722 "src/f32-dwconv/gen/up1x25-wasm-acc2.c",
723 "src/f32-dwconv/gen/up1x25-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700724 "src/f32-dwconv/gen/up2x4-minmax-wasm-acc2.c",
725 "src/f32-dwconv/gen/up2x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700726 "src/f32-dwconv/gen/up2x4-wasm-acc2.c",
727 "src/f32-dwconv/gen/up2x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700728 "src/f32-dwconv/gen/up2x9-minmax-wasm-acc2.c",
729 "src/f32-dwconv/gen/up2x9-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700730 "src/f32-dwconv/gen/up2x9-wasm-acc2.c",
731 "src/f32-dwconv/gen/up2x9-wasm.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700732 "src/f32-dwconv/gen/up2x25-minmax-wasm-acc2.c",
733 "src/f32-dwconv/gen/up2x25-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700734 "src/f32-dwconv/gen/up2x25-wasm-acc2.c",
735 "src/f32-dwconv/gen/up2x25-wasm.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700736 "src/f32-gavgpool/7p7x-minmax-wasm-c1.c",
737 "src/f32-gavgpool/7x-minmax-wasm-c1.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700738 "src/f32-gemm/gen-inc/1x4inc-minmax-wasm.c",
739 "src/f32-gemm/gen-inc/2x4inc-minmax-wasm.c",
740 "src/f32-gemm/gen-inc/4x4inc-minmax-wasm.c",
741 "src/f32-gemm/gen/1x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700742 "src/f32-gemm/gen/1x4-relu-wasm.c",
743 "src/f32-gemm/gen/1x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700744 "src/f32-gemm/gen/2x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700745 "src/f32-gemm/gen/2x4-relu-wasm.c",
746 "src/f32-gemm/gen/2x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700747 "src/f32-gemm/gen/4x2-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700748 "src/f32-gemm/gen/4x2-relu-wasm.c",
749 "src/f32-gemm/gen/4x2-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700750 "src/f32-gemm/gen/4x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700751 "src/f32-gemm/gen/4x4-relu-wasm.c",
752 "src/f32-gemm/gen/4x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700753 "src/f32-igemm/gen/1x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700754 "src/f32-igemm/gen/1x4-relu-wasm.c",
755 "src/f32-igemm/gen/1x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700756 "src/f32-igemm/gen/2x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700757 "src/f32-igemm/gen/2x4-relu-wasm.c",
758 "src/f32-igemm/gen/2x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700759 "src/f32-igemm/gen/4x2-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700760 "src/f32-igemm/gen/4x2-relu-wasm.c",
761 "src/f32-igemm/gen/4x2-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700762 "src/f32-igemm/gen/4x4-minmax-wasm.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700763 "src/f32-igemm/gen/4x4-relu-wasm.c",
764 "src/f32-igemm/gen/4x4-wasm.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700765 "src/f32-maxpool/9p8x-minmax-wasm-c1.c",
766 "src/f32-pavgpool/9p8x-minmax-wasm-c1.c",
767 "src/f32-pavgpool/9x-minmax-wasm-c1.c",
Marat Dukhan7c1f8082020-06-25 13:26:20 -0700768 "src/f32-prelu/gen/wasm-2x1.c",
769 "src/f32-prelu/gen/wasm-2x4.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700770 "src/f32-vbinary/gen/vadd-minmax-wasm-x1.c",
771 "src/f32-vbinary/gen/vadd-minmax-wasm-x2.c",
772 "src/f32-vbinary/gen/vadd-minmax-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700773 "src/f32-vbinary/gen/vadd-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700774 "src/f32-vbinary/gen/vadd-relu-wasm-x1.c",
775 "src/f32-vbinary/gen/vadd-relu-wasm-x2.c",
776 "src/f32-vbinary/gen/vadd-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700777 "src/f32-vbinary/gen/vadd-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700778 "src/f32-vbinary/gen/vaddc-minmax-wasm-x1.c",
779 "src/f32-vbinary/gen/vaddc-minmax-wasm-x2.c",
780 "src/f32-vbinary/gen/vaddc-minmax-wasm-x4.c",
781 "src/f32-vbinary/gen/vaddc-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700782 "src/f32-vbinary/gen/vaddc-relu-wasm-x1.c",
783 "src/f32-vbinary/gen/vaddc-relu-wasm-x2.c",
784 "src/f32-vbinary/gen/vaddc-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700785 "src/f32-vbinary/gen/vaddc-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700786 "src/f32-vbinary/gen/vdiv-minmax-wasm-x1.c",
787 "src/f32-vbinary/gen/vdiv-minmax-wasm-x2.c",
788 "src/f32-vbinary/gen/vdiv-minmax-wasm-x4.c",
789 "src/f32-vbinary/gen/vdiv-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700790 "src/f32-vbinary/gen/vdiv-relu-wasm-x1.c",
791 "src/f32-vbinary/gen/vdiv-relu-wasm-x2.c",
792 "src/f32-vbinary/gen/vdiv-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700793 "src/f32-vbinary/gen/vdiv-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700794 "src/f32-vbinary/gen/vdivc-minmax-wasm-x1.c",
795 "src/f32-vbinary/gen/vdivc-minmax-wasm-x2.c",
796 "src/f32-vbinary/gen/vdivc-minmax-wasm-x4.c",
797 "src/f32-vbinary/gen/vdivc-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700798 "src/f32-vbinary/gen/vdivc-relu-wasm-x1.c",
799 "src/f32-vbinary/gen/vdivc-relu-wasm-x2.c",
800 "src/f32-vbinary/gen/vdivc-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700801 "src/f32-vbinary/gen/vdivc-relu-wasm-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800802 "src/f32-vbinary/gen/vmax-wasm-x1.c",
803 "src/f32-vbinary/gen/vmax-wasm-x2.c",
804 "src/f32-vbinary/gen/vmax-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700805 "src/f32-vbinary/gen/vmax-wasm-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800806 "src/f32-vbinary/gen/vmaxc-wasm-x1.c",
807 "src/f32-vbinary/gen/vmaxc-wasm-x2.c",
808 "src/f32-vbinary/gen/vmaxc-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700809 "src/f32-vbinary/gen/vmaxc-wasm-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800810 "src/f32-vbinary/gen/vmin-wasm-x1.c",
811 "src/f32-vbinary/gen/vmin-wasm-x2.c",
812 "src/f32-vbinary/gen/vmin-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700813 "src/f32-vbinary/gen/vmin-wasm-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800814 "src/f32-vbinary/gen/vminc-wasm-x1.c",
815 "src/f32-vbinary/gen/vminc-wasm-x2.c",
816 "src/f32-vbinary/gen/vminc-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700817 "src/f32-vbinary/gen/vminc-wasm-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700818 "src/f32-vbinary/gen/vmul-minmax-wasm-x1.c",
819 "src/f32-vbinary/gen/vmul-minmax-wasm-x2.c",
820 "src/f32-vbinary/gen/vmul-minmax-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700821 "src/f32-vbinary/gen/vmul-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700822 "src/f32-vbinary/gen/vmul-relu-wasm-x1.c",
823 "src/f32-vbinary/gen/vmul-relu-wasm-x2.c",
824 "src/f32-vbinary/gen/vmul-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700825 "src/f32-vbinary/gen/vmul-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700826 "src/f32-vbinary/gen/vmulc-minmax-wasm-x1.c",
827 "src/f32-vbinary/gen/vmulc-minmax-wasm-x2.c",
828 "src/f32-vbinary/gen/vmulc-minmax-wasm-x4.c",
829 "src/f32-vbinary/gen/vmulc-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700830 "src/f32-vbinary/gen/vmulc-relu-wasm-x1.c",
831 "src/f32-vbinary/gen/vmulc-relu-wasm-x2.c",
832 "src/f32-vbinary/gen/vmulc-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700833 "src/f32-vbinary/gen/vmulc-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700834 "src/f32-vbinary/gen/vrdivc-minmax-wasm-x1.c",
835 "src/f32-vbinary/gen/vrdivc-minmax-wasm-x2.c",
836 "src/f32-vbinary/gen/vrdivc-minmax-wasm-x4.c",
837 "src/f32-vbinary/gen/vrdivc-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700838 "src/f32-vbinary/gen/vrdivc-relu-wasm-x1.c",
839 "src/f32-vbinary/gen/vrdivc-relu-wasm-x2.c",
840 "src/f32-vbinary/gen/vrdivc-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700841 "src/f32-vbinary/gen/vrdivc-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700842 "src/f32-vbinary/gen/vrsubc-minmax-wasm-x1.c",
843 "src/f32-vbinary/gen/vrsubc-minmax-wasm-x2.c",
844 "src/f32-vbinary/gen/vrsubc-minmax-wasm-x4.c",
845 "src/f32-vbinary/gen/vrsubc-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700846 "src/f32-vbinary/gen/vrsubc-relu-wasm-x1.c",
847 "src/f32-vbinary/gen/vrsubc-relu-wasm-x2.c",
848 "src/f32-vbinary/gen/vrsubc-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700849 "src/f32-vbinary/gen/vrsubc-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700850 "src/f32-vbinary/gen/vsub-minmax-wasm-x1.c",
851 "src/f32-vbinary/gen/vsub-minmax-wasm-x2.c",
852 "src/f32-vbinary/gen/vsub-minmax-wasm-x4.c",
853 "src/f32-vbinary/gen/vsub-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700854 "src/f32-vbinary/gen/vsub-relu-wasm-x1.c",
855 "src/f32-vbinary/gen/vsub-relu-wasm-x2.c",
856 "src/f32-vbinary/gen/vsub-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700857 "src/f32-vbinary/gen/vsub-relu-wasm-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700858 "src/f32-vbinary/gen/vsubc-minmax-wasm-x1.c",
859 "src/f32-vbinary/gen/vsubc-minmax-wasm-x2.c",
860 "src/f32-vbinary/gen/vsubc-minmax-wasm-x4.c",
861 "src/f32-vbinary/gen/vsubc-minmax-wasm-x8.c",
Frank Barchard674778d2020-08-08 10:17:25 -0700862 "src/f32-vbinary/gen/vsubc-relu-wasm-x1.c",
863 "src/f32-vbinary/gen/vsubc-relu-wasm-x2.c",
864 "src/f32-vbinary/gen/vsubc-relu-wasm-x4.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -0700865 "src/f32-vbinary/gen/vsubc-relu-wasm-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -0700866 "src/f32-vclamp/gen/vclamp-wasm-x1.c",
867 "src/f32-vclamp/gen/vclamp-wasm-x2.c",
868 "src/f32-vclamp/gen/vclamp-wasm-x4.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800869 "src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x1.c",
870 "src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x2.c",
871 "src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x3.c",
872 "src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x4.c",
873 "src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x5.c",
874 "src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x6.c",
875 "src/f32-velu/gen/velu-wasm-rr2-p6-x1.c",
876 "src/f32-velu/gen/velu-wasm-rr2-p6-x2.c",
877 "src/f32-velu/gen/velu-wasm-rr2-p6-x3.c",
878 "src/f32-velu/gen/velu-wasm-rr2-p6-x4.c",
879 "src/f32-velu/gen/velu-wasm-rr2-p6-x5.c",
880 "src/f32-velu/gen/velu-wasm-rr2-p6-x6.c",
Marat Dukhan6674d692021-05-05 22:27:00 -0700881 "src/f32-vhswish/gen/vhswish-wasm-x1.c",
882 "src/f32-vhswish/gen/vhswish-wasm-x2.c",
883 "src/f32-vhswish/gen/vhswish-wasm-x4.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -0700884 "src/f32-vlrelu/gen/vlrelu-wasm-x1.c",
885 "src/f32-vlrelu/gen/vlrelu-wasm-x2.c",
886 "src/f32-vlrelu/gen/vlrelu-wasm-x4.c",
Frank Barchardd4416d62021-05-17 15:51:37 -0700887 "src/f32-vmulcaddc/gen/c1-minmax-wasm-2x.c",
888 "src/f32-vmulcaddc/gen/c2-minmax-wasm-2x.c",
889 "src/f32-vmulcaddc/gen/c4-minmax-wasm-2x.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -0700890 "src/f32-vrelu/gen/vrelu-wasm-x1.c",
891 "src/f32-vrelu/gen/vrelu-wasm-x2.c",
892 "src/f32-vrelu/gen/vrelu-wasm-x4.c",
893 "src/f32-vrelu/gen/vrelu-wasm-x8.c",
Marat Dukhan436ebe62019-12-04 15:10:12 -0800894]
895
Marat Dukhan290055c2020-06-09 12:24:29 -0700896WASMSIMD_UKERNELS = [
Marat Dukhan40f05522020-07-16 22:33:12 -0700897 "src/f32-argmaxpool/4x-wasmsimd-c4.c",
898 "src/f32-argmaxpool/9p8x-wasmsimd-c4.c",
899 "src/f32-argmaxpool/9x-wasmsimd-c4.c",
Marat Dukhan3b7432d2020-07-16 17:46:32 -0700900 "src/f32-avgpool/9p8x-minmax-wasmsimd-arm-c4.c",
901 "src/f32-avgpool/9p8x-minmax-wasmsimd-x86-c4.c",
902 "src/f32-avgpool/9x-minmax-wasmsimd-arm-c4.c",
903 "src/f32-avgpool/9x-minmax-wasmsimd-x86-c4.c",
Frank Barchard22136062020-11-24 18:44:46 -0800904 "src/f32-conv-hwc2chw/3x3s2p1c3x4-wasmsimd-2x2.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800905 "src/f32-dwconv/gen/up4x4-minmax-wasmsimd-arm-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700906 "src/f32-dwconv/gen/up4x4-minmax-wasmsimd-arm.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800907 "src/f32-dwconv/gen/up4x4-minmax-wasmsimd-x86-acc2.c",
Marat Dukhanac014d72020-06-16 08:36:47 -0700908 "src/f32-dwconv/gen/up4x4-minmax-wasmsimd-x86.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700909 "src/f32-dwconv/gen/up4x4-wasmsimd.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800910 "src/f32-dwconv/gen/up4x9-minmax-wasmsimd-arm-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700911 "src/f32-dwconv/gen/up4x9-minmax-wasmsimd-arm.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800912 "src/f32-dwconv/gen/up4x9-minmax-wasmsimd-x86-acc2.c",
Marat Dukhanac014d72020-06-16 08:36:47 -0700913 "src/f32-dwconv/gen/up4x9-minmax-wasmsimd-x86.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700914 "src/f32-dwconv/gen/up4x9-wasmsimd.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800915 "src/f32-dwconv/gen/up4x25-minmax-wasmsimd-arm-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700916 "src/f32-dwconv/gen/up4x25-minmax-wasmsimd-arm.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800917 "src/f32-dwconv/gen/up4x25-minmax-wasmsimd-x86-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700918 "src/f32-dwconv/gen/up4x25-minmax-wasmsimd-x86.c",
919 "src/f32-dwconv/gen/up4x25-wasmsimd.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800920 "src/f32-dwconv/gen/up8x4-minmax-wasmsimd-arm-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700921 "src/f32-dwconv/gen/up8x4-minmax-wasmsimd-arm.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800922 "src/f32-dwconv/gen/up8x4-minmax-wasmsimd-x86-acc2.c",
Marat Dukhanac014d72020-06-16 08:36:47 -0700923 "src/f32-dwconv/gen/up8x4-minmax-wasmsimd-x86.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700924 "src/f32-dwconv/gen/up8x4-wasmsimd.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800925 "src/f32-dwconv/gen/up8x9-minmax-wasmsimd-arm-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700926 "src/f32-dwconv/gen/up8x9-minmax-wasmsimd-arm.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800927 "src/f32-dwconv/gen/up8x9-minmax-wasmsimd-x86-acc2.c",
Marat Dukhanac014d72020-06-16 08:36:47 -0700928 "src/f32-dwconv/gen/up8x9-minmax-wasmsimd-x86.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700929 "src/f32-dwconv/gen/up8x9-wasmsimd.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800930 "src/f32-dwconv/gen/up8x25-minmax-wasmsimd-arm-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700931 "src/f32-dwconv/gen/up8x25-minmax-wasmsimd-arm.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -0800932 "src/f32-dwconv/gen/up8x25-minmax-wasmsimd-x86-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -0700933 "src/f32-dwconv/gen/up8x25-minmax-wasmsimd-x86.c",
934 "src/f32-dwconv/gen/up8x25-wasmsimd.c",
Frank Barchard412e2f42020-12-11 11:40:50 -0800935 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
936 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
937 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
938 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4.c",
939 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
940 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-2x4.c",
941 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-3x4.c",
942 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-4x4.c",
943 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-5x4.c",
944 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-6x4.c",
Frank Barchard02bb4292020-12-15 18:25:32 -0800945 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4-acc2.c",
946 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4-acc3.c",
947 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4-acc4.c",
948 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4.c",
949 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-2x4-acc2.c",
950 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-2x4.c",
951 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-3x4.c",
952 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-4x4.c",
953 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-5x4.c",
954 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-6x4.c",
Frank Barchard412e2f42020-12-11 11:40:50 -0800955 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
956 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
957 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
958 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4.c",
959 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
960 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-2x4.c",
961 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-3x4.c",
962 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-4x4.c",
963 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-5x4.c",
964 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-6x4.c",
Frank Barchard02bb4292020-12-15 18:25:32 -0800965 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4-acc2.c",
966 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4-acc3.c",
967 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4-acc4.c",
968 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4.c",
969 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-2x4-acc2.c",
970 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-2x4.c",
971 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-3x4.c",
972 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-4x4.c",
973 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-5x4.c",
974 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-6x4.c",
Frank Barchardc5704bf2020-12-21 23:09:00 -0800975 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
976 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
977 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
978 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4.c",
979 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
980 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-2x4.c",
981 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-3x4.c",
982 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-4x4.c",
Frank Barchard412e2f42020-12-11 11:40:50 -0800983 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc2.c",
984 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc3.c",
985 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc4.c",
986 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4.c",
987 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-2x4-acc2.c",
988 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-2x4.c",
989 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-3x4.c",
990 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-4x4.c",
Frank Barchardcadd4222021-01-20 16:27:25 -0800991 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
992 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
993 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
994 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4.c",
995 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
996 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-2x4.c",
997 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-3x4.c",
998 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-4x4.c",
Frank Barchard412e2f42020-12-11 11:40:50 -0800999 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc2.c",
1000 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc3.c",
1001 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc4.c",
1002 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4.c",
1003 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-2x4-acc2.c",
1004 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-2x4.c",
1005 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-3x4.c",
1006 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-4x4.c",
Frank Barchardb20dcd62020-12-15 16:46:14 -08001007 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
1008 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
1009 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
1010 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc5.c",
1011 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4.c",
1012 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
1013 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-2x4-acc3.c",
1014 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-2x4.c",
1015 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-3x4-acc2.c",
1016 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-3x4.c",
1017 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-4x4-acc2.c",
1018 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-4x4.c",
1019 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-5x4.c",
Frank Barchard412e2f42020-12-11 11:40:50 -08001020 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc2.c",
1021 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc3.c",
1022 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc4.c",
1023 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc5.c",
1024 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4.c",
1025 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-2x4-acc2.c",
1026 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-2x4-acc3.c",
1027 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-2x4.c",
1028 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-3x4-acc2.c",
1029 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-3x4.c",
1030 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-4x4-acc2.c",
1031 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-4x4.c",
1032 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-5x4.c",
Frank Barchardb20dcd62020-12-15 16:46:14 -08001033 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
1034 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
1035 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
1036 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc5.c",
1037 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4.c",
1038 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
1039 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-2x4-acc3.c",
1040 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-2x4.c",
1041 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-3x4-acc2.c",
1042 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-3x4.c",
1043 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-4x4-acc2.c",
1044 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-4x4.c",
1045 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-5x4.c",
Frank Barchard412e2f42020-12-11 11:40:50 -08001046 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc2.c",
1047 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc3.c",
1048 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc4.c",
1049 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc5.c",
1050 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4.c",
1051 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-2x4-acc2.c",
1052 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-2x4-acc3.c",
1053 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-2x4.c",
1054 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-3x4-acc2.c",
1055 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-3x4.c",
1056 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-4x4-acc2.c",
1057 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-4x4.c",
1058 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-5x4.c",
Frank Barchardc6889b32020-12-21 11:27:22 -08001059 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
1060 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
1061 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
1062 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc5.c",
1063 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4.c",
1064 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
1065 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4-acc3.c",
1066 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4.c",
1067 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-3x4-acc2.c",
1068 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-3x4.c",
Frank Barchard412e2f42020-12-11 11:40:50 -08001069 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc2.c",
1070 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc3.c",
1071 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc4.c",
1072 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc5.c",
1073 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4.c",
1074 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-2x4-acc2.c",
1075 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-2x4-acc3.c",
1076 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-2x4.c",
1077 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-3x4-acc2.c",
1078 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-3x4.c",
Frank Barchardc6889b32020-12-21 11:27:22 -08001079 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
1080 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
1081 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
1082 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc5.c",
1083 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4.c",
1084 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
1085 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4-acc3.c",
1086 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4.c",
1087 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-3x4-acc2.c",
1088 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-3x4.c",
Frank Barchard412e2f42020-12-11 11:40:50 -08001089 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc2.c",
1090 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc3.c",
1091 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc4.c",
1092 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc5.c",
1093 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4.c",
1094 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-2x4-acc2.c",
1095 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-2x4-acc3.c",
1096 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-2x4.c",
1097 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-3x4-acc2.c",
1098 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-3x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001099 "src/f32-gavgpool-cw/wasmsimd-arm-x4.c",
1100 "src/f32-gavgpool-cw/wasmsimd-x86-x4.c",
Marat Dukhanc6016802020-07-16 18:51:28 -07001101 "src/f32-gavgpool/7p7x-minmax-wasmsimd-arm-c4.c",
1102 "src/f32-gavgpool/7p7x-minmax-wasmsimd-x86-c4.c",
1103 "src/f32-gavgpool/7x-minmax-wasmsimd-arm-c4.c",
1104 "src/f32-gavgpool/7x-minmax-wasmsimd-x86-c4.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001105 "src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-arm-loadsplat.c",
1106 "src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-arm-splat.c",
1107 "src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-x86-loadsplat.c",
1108 "src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001109 "src/f32-gemm/gen-inc/1x8s4inc-minmax-wasmsimd-arm.c",
1110 "src/f32-gemm/gen-inc/1x8s4inc-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001111 "src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-arm-loadsplat.c",
1112 "src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-arm-splat.c",
1113 "src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-x86-loadsplat.c",
1114 "src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001115 "src/f32-gemm/gen-inc/3x8s4inc-minmax-wasmsimd-arm.c",
1116 "src/f32-gemm/gen-inc/3x8s4inc-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001117 "src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-arm-loadsplat.c",
1118 "src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-arm-splat.c",
1119 "src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-x86-loadsplat.c",
1120 "src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001121 "src/f32-gemm/gen-inc/4x8s4inc-minmax-wasmsimd-arm.c",
1122 "src/f32-gemm/gen-inc/4x8s4inc-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001123 "src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-arm-loadsplat.c",
1124 "src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-arm-splat.c",
1125 "src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-x86-loadsplat.c",
1126 "src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001127 "src/f32-gemm/gen-inc/5x8s4inc-minmax-wasmsimd-arm.c",
1128 "src/f32-gemm/gen-inc/5x8s4inc-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001129 "src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-arm-loadsplat.c",
1130 "src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-arm-splat.c",
1131 "src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-x86-loadsplat.c",
1132 "src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001133 "src/f32-gemm/gen-inc/6x8s4inc-minmax-wasmsimd-arm.c",
1134 "src/f32-gemm/gen-inc/6x8s4inc-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001135 "src/f32-gemm/gen/1x8-minmax-wasmsimd-arm-loadsplat.c",
1136 "src/f32-gemm/gen/1x8-minmax-wasmsimd-arm-splat.c",
1137 "src/f32-gemm/gen/1x8-minmax-wasmsimd-x86-loadsplat.c",
1138 "src/f32-gemm/gen/1x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001139 "src/f32-gemm/gen/1x8-relu-wasmsimd-splat.c",
1140 "src/f32-gemm/gen/1x8-wasmsimd-splat.c",
1141 "src/f32-gemm/gen/1x8s4-minmax-wasmsimd-arm.c",
1142 "src/f32-gemm/gen/1x8s4-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001143 "src/f32-gemm/gen/3x8-minmax-wasmsimd-arm-loadsplat.c",
1144 "src/f32-gemm/gen/3x8-minmax-wasmsimd-arm-splat.c",
1145 "src/f32-gemm/gen/3x8-minmax-wasmsimd-x86-loadsplat.c",
1146 "src/f32-gemm/gen/3x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001147 "src/f32-gemm/gen/3x8s4-minmax-wasmsimd-arm.c",
1148 "src/f32-gemm/gen/3x8s4-minmax-wasmsimd-x86.c",
1149 "src/f32-gemm/gen/4x2c4-minmax-wasmsimd-arm.c",
1150 "src/f32-gemm/gen/4x2c4-minmax-wasmsimd-x86.c",
1151 "src/f32-gemm/gen/4x2c4-relu-wasmsimd.c",
1152 "src/f32-gemm/gen/4x2c4-wasmsimd.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001153 "src/f32-gemm/gen/4x8-minmax-wasmsimd-arm-loadsplat.c",
1154 "src/f32-gemm/gen/4x8-minmax-wasmsimd-arm-splat.c",
1155 "src/f32-gemm/gen/4x8-minmax-wasmsimd-x86-loadsplat.c",
1156 "src/f32-gemm/gen/4x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001157 "src/f32-gemm/gen/4x8-relu-wasmsimd-splat.c",
1158 "src/f32-gemm/gen/4x8-wasmsimd-splat.c",
1159 "src/f32-gemm/gen/4x8s4-minmax-wasmsimd-arm.c",
1160 "src/f32-gemm/gen/4x8s4-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001161 "src/f32-gemm/gen/5x8-minmax-wasmsimd-arm-loadsplat.c",
1162 "src/f32-gemm/gen/5x8-minmax-wasmsimd-arm-splat.c",
1163 "src/f32-gemm/gen/5x8-minmax-wasmsimd-x86-loadsplat.c",
1164 "src/f32-gemm/gen/5x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001165 "src/f32-gemm/gen/5x8-relu-wasmsimd-splat.c",
1166 "src/f32-gemm/gen/5x8-wasmsimd-splat.c",
1167 "src/f32-gemm/gen/5x8s4-minmax-wasmsimd-arm.c",
1168 "src/f32-gemm/gen/5x8s4-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001169 "src/f32-gemm/gen/6x8-minmax-wasmsimd-arm-loadsplat.c",
1170 "src/f32-gemm/gen/6x8-minmax-wasmsimd-arm-splat.c",
1171 "src/f32-gemm/gen/6x8-minmax-wasmsimd-x86-loadsplat.c",
1172 "src/f32-gemm/gen/6x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001173 "src/f32-gemm/gen/6x8s4-minmax-wasmsimd-arm.c",
1174 "src/f32-gemm/gen/6x8s4-minmax-wasmsimd-x86.c",
XNNPACK Team965272b2020-10-23 21:10:15 -07001175 "src/f32-ibilinear-chw/gen/wasmsimd-p4.c",
1176 "src/f32-ibilinear-chw/gen/wasmsimd-p8.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001177 "src/f32-ibilinear/gen/wasmsimd-c4.c",
1178 "src/f32-ibilinear/gen/wasmsimd-c8.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001179 "src/f32-igemm/gen/1x8-minmax-wasmsimd-arm-loadsplat.c",
1180 "src/f32-igemm/gen/1x8-minmax-wasmsimd-arm-splat.c",
1181 "src/f32-igemm/gen/1x8-minmax-wasmsimd-x86-loadsplat.c",
1182 "src/f32-igemm/gen/1x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001183 "src/f32-igemm/gen/1x8-relu-wasmsimd-splat.c",
1184 "src/f32-igemm/gen/1x8-wasmsimd-splat.c",
1185 "src/f32-igemm/gen/1x8s4-minmax-wasmsimd-arm.c",
1186 "src/f32-igemm/gen/1x8s4-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001187 "src/f32-igemm/gen/3x8-minmax-wasmsimd-arm-loadsplat.c",
1188 "src/f32-igemm/gen/3x8-minmax-wasmsimd-arm-splat.c",
1189 "src/f32-igemm/gen/3x8-minmax-wasmsimd-x86-loadsplat.c",
1190 "src/f32-igemm/gen/3x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001191 "src/f32-igemm/gen/3x8s4-minmax-wasmsimd-arm.c",
1192 "src/f32-igemm/gen/3x8s4-minmax-wasmsimd-x86.c",
1193 "src/f32-igemm/gen/4x2c4-minmax-wasmsimd-arm.c",
1194 "src/f32-igemm/gen/4x2c4-minmax-wasmsimd-x86.c",
1195 "src/f32-igemm/gen/4x2c4-relu-wasmsimd.c",
1196 "src/f32-igemm/gen/4x2c4-wasmsimd.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001197 "src/f32-igemm/gen/4x8-minmax-wasmsimd-arm-loadsplat.c",
1198 "src/f32-igemm/gen/4x8-minmax-wasmsimd-arm-splat.c",
1199 "src/f32-igemm/gen/4x8-minmax-wasmsimd-x86-loadsplat.c",
1200 "src/f32-igemm/gen/4x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001201 "src/f32-igemm/gen/4x8-relu-wasmsimd-splat.c",
1202 "src/f32-igemm/gen/4x8-wasmsimd-splat.c",
1203 "src/f32-igemm/gen/4x8s4-minmax-wasmsimd-arm.c",
1204 "src/f32-igemm/gen/4x8s4-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001205 "src/f32-igemm/gen/5x8-minmax-wasmsimd-arm-loadsplat.c",
1206 "src/f32-igemm/gen/5x8-minmax-wasmsimd-arm-splat.c",
1207 "src/f32-igemm/gen/5x8-minmax-wasmsimd-x86-loadsplat.c",
1208 "src/f32-igemm/gen/5x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001209 "src/f32-igemm/gen/5x8-relu-wasmsimd-splat.c",
1210 "src/f32-igemm/gen/5x8-wasmsimd-splat.c",
1211 "src/f32-igemm/gen/5x8s4-minmax-wasmsimd-arm.c",
1212 "src/f32-igemm/gen/5x8s4-minmax-wasmsimd-x86.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001213 "src/f32-igemm/gen/6x8-minmax-wasmsimd-arm-loadsplat.c",
1214 "src/f32-igemm/gen/6x8-minmax-wasmsimd-arm-splat.c",
1215 "src/f32-igemm/gen/6x8-minmax-wasmsimd-x86-loadsplat.c",
1216 "src/f32-igemm/gen/6x8-minmax-wasmsimd-x86-splat.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001217 "src/f32-igemm/gen/6x8s4-minmax-wasmsimd-arm.c",
1218 "src/f32-igemm/gen/6x8s4-minmax-wasmsimd-x86.c",
Marat Dukhanf6e24802020-07-08 22:20:40 -07001219 "src/f32-maxpool/9p8x-minmax-wasmsimd-arm-c4.c",
1220 "src/f32-maxpool/9p8x-minmax-wasmsimd-x86-c4.c",
Marat Dukhan1483c532020-07-16 18:08:19 -07001221 "src/f32-pavgpool/9p8x-minmax-wasmsimd-arm-c4.c",
1222 "src/f32-pavgpool/9p8x-minmax-wasmsimd-x86-c4.c",
1223 "src/f32-pavgpool/9x-minmax-wasmsimd-arm-c4.c",
1224 "src/f32-pavgpool/9x-minmax-wasmsimd-x86-c4.c",
Frank Barchard0725b8d2020-12-07 11:07:35 -08001225 "src/f32-ppmm/gen/4x8-minmax-wasmsimd-arm-splat.c",
1226 "src/f32-ppmm/gen/4x8-minmax-wasmsimd-x86-splat.c",
Frank Barcharda5316982020-07-23 13:19:28 -07001227 "src/f32-prelu/gen/wasmsimd-bitselect-1x4.c",
1228 "src/f32-prelu/gen/wasmsimd-bitselect-1x8.c",
1229 "src/f32-prelu/gen/wasmsimd-bitselect-1x16.c",
Marat Dukhan195f8eb2020-06-25 12:50:57 -07001230 "src/f32-prelu/gen/wasmsimd-bitselect-2x4.c",
1231 "src/f32-prelu/gen/wasmsimd-bitselect-2x8.c",
Frank Barcharda5316982020-07-23 13:19:28 -07001232 "src/f32-prelu/gen/wasmsimd-bitselect-2x16.c",
1233 "src/f32-prelu/gen/wasmsimd-bitselect-4x4.c",
1234 "src/f32-prelu/gen/wasmsimd-bitselect-4x8.c",
1235 "src/f32-prelu/gen/wasmsimd-bitselect-4x16.c",
1236 "src/f32-prelu/gen/wasmsimd-minmax-1x4.c",
1237 "src/f32-prelu/gen/wasmsimd-minmax-1x8.c",
1238 "src/f32-prelu/gen/wasmsimd-minmax-1x16.c",
Marat Dukhan195f8eb2020-06-25 12:50:57 -07001239 "src/f32-prelu/gen/wasmsimd-minmax-2x4.c",
1240 "src/f32-prelu/gen/wasmsimd-minmax-2x8.c",
Frank Barcharda5316982020-07-23 13:19:28 -07001241 "src/f32-prelu/gen/wasmsimd-minmax-2x16.c",
1242 "src/f32-prelu/gen/wasmsimd-minmax-4x4.c",
1243 "src/f32-prelu/gen/wasmsimd-minmax-4x8.c",
1244 "src/f32-prelu/gen/wasmsimd-minmax-4x16.c",
Marat Dukhan52238f02020-07-16 15:30:28 -07001245 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x4.c",
Marat Dukhan52238f02020-07-16 15:30:28 -07001246 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x8-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001247 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x8.c",
Marat Dukhan52238f02020-07-16 15:30:28 -07001248 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x12-acc2.c",
1249 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x12-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001250 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x12.c",
Marat Dukhan52238f02020-07-16 15:30:28 -07001251 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x16-acc2.c",
1252 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x16-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001253 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x16.c",
Marat Dukhan52238f02020-07-16 15:30:28 -07001254 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x20-acc2.c",
1255 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x20-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001256 "src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x20.c",
Marat Dukhan8c417962020-07-08 12:27:50 -07001257 "src/f32-rmax/wasmsimd-arm.c",
1258 "src/f32-rmax/wasmsimd-x86.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001259 "src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-pipelined-x2.c",
1260 "src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001261 "src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-x2.c",
1262 "src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001263 "src/f32-spmm/gen/4x1-minmax-wasmsimd-arm.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001264 "src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-pipelined-x2.c",
1265 "src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001266 "src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-x2.c",
1267 "src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001268 "src/f32-spmm/gen/4x1-minmax-wasmsimd-x86.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001269 "src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-pipelined-x2.c",
1270 "src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001271 "src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-x2.c",
1272 "src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001273 "src/f32-spmm/gen/8x1-minmax-wasmsimd-arm.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001274 "src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-pipelined-x2.c",
1275 "src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001276 "src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-x2.c",
1277 "src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001278 "src/f32-spmm/gen/8x1-minmax-wasmsimd-x86.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001279 "src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-pipelined-x2.c",
1280 "src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001281 "src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-x2.c",
1282 "src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001283 "src/f32-spmm/gen/16x1-minmax-wasmsimd-arm.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001284 "src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-pipelined-x2.c",
1285 "src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001286 "src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-x2.c",
1287 "src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001288 "src/f32-spmm/gen/16x1-minmax-wasmsimd-x86.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001289 "src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-pipelined-x2.c",
1290 "src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001291 "src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-x2.c",
1292 "src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-x4.c",
Frank Barchard846c0c62020-10-26 15:01:39 -07001293 "src/f32-spmm/gen/32x1-minmax-wasmsimd-arm.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08001294 "src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-pipelined-x2.c",
1295 "src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-pipelined.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001296 "src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-x2.c",
1297 "src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-x4.c",
Frank Barchard846c0c62020-10-26 15:01:39 -07001298 "src/f32-spmm/gen/32x1-minmax-wasmsimd-x86.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001299 "src/f32-vbinary/gen/vadd-minmax-wasmsimd-arm-x4.c",
1300 "src/f32-vbinary/gen/vadd-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001301 "src/f32-vbinary/gen/vadd-minmax-wasmsimd-arm-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001302 "src/f32-vbinary/gen/vadd-minmax-wasmsimd-x86-x4.c",
1303 "src/f32-vbinary/gen/vadd-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001304 "src/f32-vbinary/gen/vadd-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001305 "src/f32-vbinary/gen/vadd-relu-wasmsimd-x4.c",
1306 "src/f32-vbinary/gen/vadd-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001307 "src/f32-vbinary/gen/vadd-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001308 "src/f32-vbinary/gen/vadd-wasmsimd-x4.c",
1309 "src/f32-vbinary/gen/vadd-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001310 "src/f32-vbinary/gen/vadd-wasmsimd-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001311 "src/f32-vbinary/gen/vaddc-minmax-wasmsimd-arm-x4.c",
1312 "src/f32-vbinary/gen/vaddc-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001313 "src/f32-vbinary/gen/vaddc-minmax-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001314 "src/f32-vbinary/gen/vaddc-minmax-wasmsimd-x86-x4.c",
1315 "src/f32-vbinary/gen/vaddc-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001316 "src/f32-vbinary/gen/vaddc-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001317 "src/f32-vbinary/gen/vaddc-relu-wasmsimd-x4.c",
1318 "src/f32-vbinary/gen/vaddc-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001319 "src/f32-vbinary/gen/vaddc-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001320 "src/f32-vbinary/gen/vaddc-wasmsimd-x4.c",
1321 "src/f32-vbinary/gen/vaddc-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001322 "src/f32-vbinary/gen/vaddc-wasmsimd-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001323 "src/f32-vbinary/gen/vdiv-minmax-wasmsimd-arm-x4.c",
1324 "src/f32-vbinary/gen/vdiv-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001325 "src/f32-vbinary/gen/vdiv-minmax-wasmsimd-arm-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001326 "src/f32-vbinary/gen/vdiv-minmax-wasmsimd-x86-x4.c",
1327 "src/f32-vbinary/gen/vdiv-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001328 "src/f32-vbinary/gen/vdiv-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001329 "src/f32-vbinary/gen/vdiv-relu-wasmsimd-x4.c",
1330 "src/f32-vbinary/gen/vdiv-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001331 "src/f32-vbinary/gen/vdiv-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001332 "src/f32-vbinary/gen/vdiv-wasmsimd-x4.c",
1333 "src/f32-vbinary/gen/vdiv-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001334 "src/f32-vbinary/gen/vdiv-wasmsimd-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001335 "src/f32-vbinary/gen/vdivc-minmax-wasmsimd-arm-x4.c",
1336 "src/f32-vbinary/gen/vdivc-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001337 "src/f32-vbinary/gen/vdivc-minmax-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001338 "src/f32-vbinary/gen/vdivc-minmax-wasmsimd-x86-x4.c",
1339 "src/f32-vbinary/gen/vdivc-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001340 "src/f32-vbinary/gen/vdivc-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001341 "src/f32-vbinary/gen/vdivc-relu-wasmsimd-x4.c",
1342 "src/f32-vbinary/gen/vdivc-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001343 "src/f32-vbinary/gen/vdivc-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001344 "src/f32-vbinary/gen/vdivc-wasmsimd-x4.c",
1345 "src/f32-vbinary/gen/vdivc-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001346 "src/f32-vbinary/gen/vdivc-wasmsimd-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001347 "src/f32-vbinary/gen/vmax-wasmsimd-arm-x4.c",
1348 "src/f32-vbinary/gen/vmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001349 "src/f32-vbinary/gen/vmax-wasmsimd-arm-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001350 "src/f32-vbinary/gen/vmax-wasmsimd-x86-x4.c",
1351 "src/f32-vbinary/gen/vmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001352 "src/f32-vbinary/gen/vmax-wasmsimd-x86-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001353 "src/f32-vbinary/gen/vmaxc-wasmsimd-arm-x4.c",
1354 "src/f32-vbinary/gen/vmaxc-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001355 "src/f32-vbinary/gen/vmaxc-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001356 "src/f32-vbinary/gen/vmaxc-wasmsimd-x86-x4.c",
1357 "src/f32-vbinary/gen/vmaxc-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001358 "src/f32-vbinary/gen/vmaxc-wasmsimd-x86-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001359 "src/f32-vbinary/gen/vmin-wasmsimd-arm-x4.c",
1360 "src/f32-vbinary/gen/vmin-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001361 "src/f32-vbinary/gen/vmin-wasmsimd-arm-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001362 "src/f32-vbinary/gen/vmin-wasmsimd-x86-x4.c",
1363 "src/f32-vbinary/gen/vmin-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001364 "src/f32-vbinary/gen/vmin-wasmsimd-x86-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001365 "src/f32-vbinary/gen/vminc-wasmsimd-arm-x4.c",
1366 "src/f32-vbinary/gen/vminc-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001367 "src/f32-vbinary/gen/vminc-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001368 "src/f32-vbinary/gen/vminc-wasmsimd-x86-x4.c",
1369 "src/f32-vbinary/gen/vminc-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001370 "src/f32-vbinary/gen/vminc-wasmsimd-x86-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001371 "src/f32-vbinary/gen/vmul-minmax-wasmsimd-arm-x4.c",
1372 "src/f32-vbinary/gen/vmul-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001373 "src/f32-vbinary/gen/vmul-minmax-wasmsimd-arm-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001374 "src/f32-vbinary/gen/vmul-minmax-wasmsimd-x86-x4.c",
1375 "src/f32-vbinary/gen/vmul-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001376 "src/f32-vbinary/gen/vmul-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001377 "src/f32-vbinary/gen/vmul-relu-wasmsimd-x4.c",
1378 "src/f32-vbinary/gen/vmul-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001379 "src/f32-vbinary/gen/vmul-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001380 "src/f32-vbinary/gen/vmul-wasmsimd-x4.c",
1381 "src/f32-vbinary/gen/vmul-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001382 "src/f32-vbinary/gen/vmul-wasmsimd-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001383 "src/f32-vbinary/gen/vmulc-minmax-wasmsimd-arm-x4.c",
1384 "src/f32-vbinary/gen/vmulc-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001385 "src/f32-vbinary/gen/vmulc-minmax-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001386 "src/f32-vbinary/gen/vmulc-minmax-wasmsimd-x86-x4.c",
1387 "src/f32-vbinary/gen/vmulc-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001388 "src/f32-vbinary/gen/vmulc-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001389 "src/f32-vbinary/gen/vmulc-relu-wasmsimd-x4.c",
1390 "src/f32-vbinary/gen/vmulc-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001391 "src/f32-vbinary/gen/vmulc-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001392 "src/f32-vbinary/gen/vmulc-wasmsimd-x4.c",
1393 "src/f32-vbinary/gen/vmulc-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001394 "src/f32-vbinary/gen/vmulc-wasmsimd-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001395 "src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-arm-x4.c",
1396 "src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001397 "src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001398 "src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-x86-x4.c",
1399 "src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001400 "src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001401 "src/f32-vbinary/gen/vrdivc-relu-wasmsimd-x4.c",
1402 "src/f32-vbinary/gen/vrdivc-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001403 "src/f32-vbinary/gen/vrdivc-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001404 "src/f32-vbinary/gen/vrdivc-wasmsimd-x4.c",
1405 "src/f32-vbinary/gen/vrdivc-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001406 "src/f32-vbinary/gen/vrdivc-wasmsimd-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001407 "src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-arm-x4.c",
1408 "src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001409 "src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001410 "src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-x86-x4.c",
1411 "src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001412 "src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001413 "src/f32-vbinary/gen/vrsubc-relu-wasmsimd-x4.c",
1414 "src/f32-vbinary/gen/vrsubc-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001415 "src/f32-vbinary/gen/vrsubc-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001416 "src/f32-vbinary/gen/vrsubc-wasmsimd-x4.c",
1417 "src/f32-vbinary/gen/vrsubc-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001418 "src/f32-vbinary/gen/vrsubc-wasmsimd-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001419 "src/f32-vbinary/gen/vsqrdiff-wasmsimd-x4.c",
1420 "src/f32-vbinary/gen/vsqrdiff-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001421 "src/f32-vbinary/gen/vsqrdiff-wasmsimd-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001422 "src/f32-vbinary/gen/vsqrdiffc-wasmsimd-x4.c",
1423 "src/f32-vbinary/gen/vsqrdiffc-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001424 "src/f32-vbinary/gen/vsqrdiffc-wasmsimd-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001425 "src/f32-vbinary/gen/vsub-minmax-wasmsimd-arm-x4.c",
1426 "src/f32-vbinary/gen/vsub-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001427 "src/f32-vbinary/gen/vsub-minmax-wasmsimd-arm-x16.c",
Marat Dukhan93d1ba12020-06-26 12:33:35 -07001428 "src/f32-vbinary/gen/vsub-minmax-wasmsimd-x86-x4.c",
1429 "src/f32-vbinary/gen/vsub-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001430 "src/f32-vbinary/gen/vsub-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001431 "src/f32-vbinary/gen/vsub-relu-wasmsimd-x4.c",
1432 "src/f32-vbinary/gen/vsub-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001433 "src/f32-vbinary/gen/vsub-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001434 "src/f32-vbinary/gen/vsub-wasmsimd-x4.c",
1435 "src/f32-vbinary/gen/vsub-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001436 "src/f32-vbinary/gen/vsub-wasmsimd-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001437 "src/f32-vbinary/gen/vsubc-minmax-wasmsimd-arm-x4.c",
1438 "src/f32-vbinary/gen/vsubc-minmax-wasmsimd-arm-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001439 "src/f32-vbinary/gen/vsubc-minmax-wasmsimd-arm-x16.c",
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07001440 "src/f32-vbinary/gen/vsubc-minmax-wasmsimd-x86-x4.c",
1441 "src/f32-vbinary/gen/vsubc-minmax-wasmsimd-x86-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001442 "src/f32-vbinary/gen/vsubc-minmax-wasmsimd-x86-x16.c",
Frank Barchard674778d2020-08-08 10:17:25 -07001443 "src/f32-vbinary/gen/vsubc-relu-wasmsimd-x4.c",
1444 "src/f32-vbinary/gen/vsubc-relu-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001445 "src/f32-vbinary/gen/vsubc-relu-wasmsimd-x16.c",
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07001446 "src/f32-vbinary/gen/vsubc-wasmsimd-x4.c",
1447 "src/f32-vbinary/gen/vsubc-wasmsimd-x8.c",
Frank Barchard9c7308f2020-08-31 17:03:01 -07001448 "src/f32-vbinary/gen/vsubc-wasmsimd-x16.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07001449 "src/f32-vclamp/gen/vclamp-wasmsimd-arm-x4.c",
1450 "src/f32-vclamp/gen/vclamp-wasmsimd-arm-x8.c",
1451 "src/f32-vclamp/gen/vclamp-wasmsimd-x86-x4.c",
1452 "src/f32-vclamp/gen/vclamp-wasmsimd-x86-x8.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08001453 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x4.c",
1454 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x8.c",
1455 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x12.c",
1456 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x16.c",
1457 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x20.c",
1458 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x24.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08001459 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x4.c",
1460 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x8.c",
1461 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x12.c",
1462 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x16.c",
1463 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x20.c",
1464 "src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x24.c",
Frank Barcharde7223ee2020-12-04 19:04:01 -08001465 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x4.c",
1466 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x8.c",
1467 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x12.c",
1468 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x16.c",
1469 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x20.c",
1470 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x24.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08001471 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x4.c",
1472 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x8.c",
1473 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x12.c",
1474 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x16.c",
1475 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x20.c",
1476 "src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x24.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07001477 "src/f32-vhswish/gen/vhswish-wasmsimd-x4.c",
1478 "src/f32-vhswish/gen/vhswish-wasmsimd-x8.c",
1479 "src/f32-vhswish/gen/vhswish-wasmsimd-x16.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -07001480 "src/f32-vlrelu/gen/vlrelu-wasmsimd-bitselect-x4.c",
1481 "src/f32-vlrelu/gen/vlrelu-wasmsimd-bitselect-x8.c",
1482 "src/f32-vlrelu/gen/vlrelu-wasmsimd-minmax-x4.c",
1483 "src/f32-vlrelu/gen/vlrelu-wasmsimd-minmax-x8.c",
Marat Dukhand816f622020-07-15 10:14:39 -07001484 "src/f32-vmulcaddc/gen/c4-minmax-wasmsimd-arm-2x.c",
Marat Dukhand816f622020-07-15 10:14:39 -07001485 "src/f32-vmulcaddc/gen/c4-minmax-wasmsimd-x86-2x.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001486 "src/f32-vmulcaddc/gen/c8-minmax-wasmsimd-arm-2x.c",
Marat Dukhand816f622020-07-15 10:14:39 -07001487 "src/f32-vmulcaddc/gen/c8-minmax-wasmsimd-x86-2x.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07001488 "src/f32-vrelu/gen/vrelu-wasmsimd-x4.c",
1489 "src/f32-vrelu/gen/vrelu-wasmsimd-x8.c",
1490 "src/f32-vrelu/gen/vrelu-wasmsimd-x16.c",
Marat Dukhanb82b2cd2020-07-16 02:23:42 -07001491 "src/f32-vrnd/gen/vrndd-wasmsimd-addsub-x4.c",
1492 "src/f32-vrnd/gen/vrndd-wasmsimd-addsub-x8.c",
1493 "src/f32-vrnd/gen/vrndd-wasmsimd-cvt-x4.c",
1494 "src/f32-vrnd/gen/vrndd-wasmsimd-cvt-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001495 "src/f32-vrnd/gen/vrndne-wasmsimd-addsub-x4.c",
1496 "src/f32-vrnd/gen/vrndne-wasmsimd-addsub-x8.c",
1497 "src/f32-vrnd/gen/vrndu-wasmsimd-addsub-x4.c",
1498 "src/f32-vrnd/gen/vrndu-wasmsimd-addsub-x8.c",
1499 "src/f32-vrnd/gen/vrndu-wasmsimd-cvt-x4.c",
1500 "src/f32-vrnd/gen/vrndu-wasmsimd-cvt-x8.c",
1501 "src/f32-vrnd/gen/vrndz-wasmsimd-addsub-x4.c",
1502 "src/f32-vrnd/gen/vrndz-wasmsimd-addsub-x8.c",
1503 "src/f32-vrnd/gen/vrndz-wasmsimd-cvt-x4.c",
1504 "src/f32-vrnd/gen/vrndz-wasmsimd-cvt-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07001505 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x4.c",
1506 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x8.c",
1507 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x12.c",
1508 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x16.c",
1509 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x20.c",
1510 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x24.c",
1511 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x4.c",
1512 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x8.c",
1513 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x12.c",
1514 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x16.c",
1515 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x20.c",
1516 "src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x24.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -07001517 "src/f32-vsqrt/gen/wasmsimd-sqrt-x4.c",
1518 "src/f32-vsqrt/gen/wasmsimd-sqrt-x8.c",
Marat Dukhan37c83512020-06-29 13:25:53 -07001519 "src/f32-vunary/gen/vabs-wasmsimd-x4.c",
1520 "src/f32-vunary/gen/vabs-wasmsimd-x8.c",
1521 "src/f32-vunary/gen/vneg-wasmsimd-x4.c",
1522 "src/f32-vunary/gen/vneg-wasmsimd-x8.c",
1523 "src/f32-vunary/gen/vsqr-wasmsimd-x4.c",
1524 "src/f32-vunary/gen/vsqr-wasmsimd-x8.c",
Marat Dukhande390d42020-11-29 19:32:18 -08001525 "src/math/expm1minus-wasmsimd-rr2-lut16-p3-andnot.c",
1526 "src/math/expm1minus-wasmsimd-rr2-lut16-p3-max.c",
1527 "src/math/expm1minus-wasmsimd-rr2-p6-andnot.c",
1528 "src/math/expm1minus-wasmsimd-rr2-p6-max.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001529 "src/math/roundd-wasmsimd-addsub.c",
1530 "src/math/roundd-wasmsimd-cvt.c",
1531 "src/math/roundne-wasmsimd-addsub.c",
1532 "src/math/roundu-wasmsimd-addsub.c",
1533 "src/math/roundu-wasmsimd-cvt.c",
1534 "src/math/roundz-wasmsimd-addsub.c",
1535 "src/math/roundz-wasmsimd-cvt.c",
1536 "src/math/sigmoid-wasmsimd-rr2-lut64-p2-div.c",
1537 "src/math/sigmoid-wasmsimd-rr2-p5-div.c",
Marat Dukhan313eef72021-06-30 16:11:31 -07001538 "src/qc8-dwconv/gen/up8x9-minmax-fp32-wasmsimd-mul16.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001539 "src/qc8-dwconv/gen/up8x25-minmax-fp32-wasmsimd-mul16.c",
1540 "src/qc8-dwconv/gen/up16x9-minmax-fp32-wasmsimd-mul16.c",
1541 "src/qc8-dwconv/gen/up16x25-minmax-fp32-wasmsimd-mul16.c",
1542 "src/qc8-dwconv/gen/up24x9-minmax-fp32-wasmsimd-mul16.c",
1543 "src/qc8-dwconv/gen/up24x25-minmax-fp32-wasmsimd-mul16.c",
Marat Dukhan47c12202021-06-30 15:09:34 -07001544 "src/qc8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001545 "src/qc8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan47c12202021-06-30 15:09:34 -07001546 "src/qc8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001547 "src/qc8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan47c12202021-06-30 15:09:34 -07001548 "src/qc8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001549 "src/qc8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan47c12202021-06-30 15:09:34 -07001550 "src/qc8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001551 "src/qc8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan47c12202021-06-30 15:09:34 -07001552 "src/qc8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001553 "src/qc8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan47c12202021-06-30 15:09:34 -07001554 "src/qc8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001555 "src/qc8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan69aa6232021-06-30 14:17:26 -07001556 "src/qs8-dwconv/gen/up8x9-minmax-fp32-wasmsimd-mul16.c",
1557 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-wasmsimd-mul16.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001558 "src/qs8-dwconv/gen/up8x25-minmax-fp32-wasmsimd-mul16.c",
1559 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-wasmsimd-mul16.c",
1560 "src/qs8-dwconv/gen/up16x9-minmax-fp32-wasmsimd-mul16.c",
1561 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-wasmsimd-mul16.c",
1562 "src/qs8-dwconv/gen/up16x25-minmax-fp32-wasmsimd-mul16.c",
1563 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-wasmsimd-mul16.c",
1564 "src/qs8-dwconv/gen/up24x9-minmax-fp32-wasmsimd-mul16.c",
1565 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-wasmsimd-mul16.c",
1566 "src/qs8-dwconv/gen/up24x25-minmax-fp32-wasmsimd-mul16.c",
1567 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-wasmsimd-mul16.c",
Marat Dukhanb5e3d172020-08-06 13:29:53 -07001568 "src/qs8-gavgpool/gen/7p7x-minmax-wasmsimd-c8-acc2.c",
1569 "src/qs8-gavgpool/gen/7p7x-minmax-wasmsimd-c16-acc2.c",
1570 "src/qs8-gavgpool/gen/7p7x-minmax-wasmsimd-c24-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001571 "src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c8-acc2.c",
1572 "src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c16-acc2.c",
1573 "src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c24-acc2.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001574 "src/qs8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001575 "src/qs8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001576 "src/qs8-gemm/gen/1x4c8-minmax-gemmlowp-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001577 "src/qs8-gemm/gen/1x4c8-minmax-gemmlowp-wasmsimd-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001578 "src/qs8-gemm/gen/1x4c8-xw-minmax-gemmlowp-wasmsimd.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001579 "src/qs8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001580 "src/qs8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001581 "src/qs8-gemm/gen/2x4c8-minmax-gemmlowp-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001582 "src/qs8-gemm/gen/2x4c8-minmax-gemmlowp-wasmsimd-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001583 "src/qs8-gemm/gen/2x4c8-xw-minmax-gemmlowp-wasmsimd.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001584 "src/qs8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001585 "src/qs8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001586 "src/qs8-gemm/gen/3x4c8-minmax-gemmlowp-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001587 "src/qs8-gemm/gen/3x4c8-minmax-gemmlowp-wasmsimd-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001588 "src/qs8-gemm/gen/3x4c8-xw-minmax-gemmlowp-wasmsimd.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001589 "src/qs8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001590 "src/qs8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001591 "src/qs8-igemm/gen/1x4c8-minmax-gemmlowp-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001592 "src/qs8-igemm/gen/1x4c8-minmax-gemmlowp-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001593 "src/qs8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001594 "src/qs8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001595 "src/qs8-igemm/gen/2x4c8-minmax-gemmlowp-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001596 "src/qs8-igemm/gen/2x4c8-minmax-gemmlowp-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001597 "src/qs8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001598 "src/qs8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan4741e412021-06-30 13:38:06 -07001599 "src/qs8-igemm/gen/3x4c8-minmax-gemmlowp-wasmsimd-ld64.c",
Frank Barchard1663c0c2021-07-01 11:20:06 -07001600 "src/qs8-igemm/gen/3x4c8-minmax-gemmlowp-wasmsimd-ld128.c",
Marat Dukhan2e23d2b2020-07-29 16:01:37 -07001601 "src/qs8-requantization/fp32-wasmsimd.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07001602 "src/qs8-requantization/gemmlowp-wasmsimd.c",
Marat Dukhan5df27f82020-09-02 23:59:21 -07001603 "src/qs8-vadd/gen/minmax-wasmsimd-x8.c",
1604 "src/qs8-vadd/gen/minmax-wasmsimd-x16.c",
1605 "src/qs8-vadd/gen/minmax-wasmsimd-x24.c",
1606 "src/qs8-vadd/gen/minmax-wasmsimd-x32.c",
1607 "src/qs8-vaddc/gen/minmax-wasmsimd-x8.c",
1608 "src/qs8-vaddc/gen/minmax-wasmsimd-x16.c",
1609 "src/qs8-vaddc/gen/minmax-wasmsimd-x24.c",
1610 "src/qs8-vaddc/gen/minmax-wasmsimd-x32.c",
Marat Dukhanf6011352021-07-15 15:11:14 -07001611 "src/qu8-dwconv/gen/up8x9-minmax-fp32-wasmsimd-mul16.c",
1612 "src/qu8-dwconv/gen/up8x25-minmax-fp32-wasmsimd-mul16.c",
1613 "src/qu8-dwconv/gen/up16x9-minmax-fp32-wasmsimd-mul16.c",
1614 "src/qu8-dwconv/gen/up16x25-minmax-fp32-wasmsimd-mul16.c",
1615 "src/qu8-dwconv/gen/up24x9-minmax-fp32-wasmsimd-mul16.c",
1616 "src/qu8-dwconv/gen/up24x25-minmax-fp32-wasmsimd-mul16.c",
Marat Dukhan43bee052021-07-14 20:57:18 -07001617 "src/qu8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-ld64.c",
1618 "src/qu8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-ld128.c",
1619 "src/qu8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-ld64.c",
1620 "src/qu8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-ld128.c",
1621 "src/qu8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-ld64.c",
1622 "src/qu8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-ld128.c",
1623 "src/qu8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-ld64.c",
1624 "src/qu8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-ld128.c",
1625 "src/qu8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-ld64.c",
1626 "src/qu8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-ld128.c",
1627 "src/qu8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-ld64.c",
1628 "src/qu8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-ld128.c",
Marat Dukhan5b69f8b2020-07-24 15:26:48 -07001629 "src/qu8-requantization/fp32-wasmsimd.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07001630 "src/qu8-requantization/gemmlowp-wasmsimd.c",
Marat Dukhan76e78c82021-07-20 21:11:23 -07001631 "src/qu8-vadd/gen/minmax-wasmsimd-x8.c",
1632 "src/qu8-vadd/gen/minmax-wasmsimd-x16.c",
1633 "src/qu8-vaddc/gen/minmax-wasmsimd-x8.c",
1634 "src/qu8-vaddc/gen/minmax-wasmsimd-x16.c",
Marat Dukhan8ee37012020-07-16 13:17:13 -07001635 "src/x32-fill/wasmsimd.c",
Marat Dukhan66d99e92020-07-16 12:56:21 -07001636 "src/x32-packx/x4-wasmsimd.c",
Marat Dukhan9306ae02020-07-16 15:51:13 -07001637 "src/x32-pad/wasmsimd.c",
Marat Dukhan9d4bfa22020-07-16 19:07:04 -07001638 "src/x32-unpool/wasmsimd.c",
Marat Dukhane3b78762020-07-16 20:02:58 -07001639 "src/x32-zip/x2-wasmsimd.c",
1640 "src/x32-zip/x3-wasmsimd.c",
1641 "src/x32-zip/x4-wasmsimd.c",
1642 "src/x32-zip/xm-wasmsimd.c",
Marat Dukhan290055c2020-06-09 12:24:29 -07001643]
1644
Marat Dukhan08c4a432019-10-03 09:29:21 -07001645# ISA-specific micro-kernels
1646NEON_UKERNELS = [
Marat Dukhanef25c6d2020-07-24 00:59:40 -07001647 "src/f32-argmaxpool/4x-neon-c4.c",
1648 "src/f32-argmaxpool/9p8x-neon-c4.c",
1649 "src/f32-argmaxpool/9x-neon-c4.c",
Marat Dukhan99936602020-04-11 16:47:01 -07001650 "src/f32-avgpool/9p8x-minmax-neon-c4.c",
1651 "src/f32-avgpool/9x-minmax-neon-c4.c",
Marat Dukhan56b10cd2020-05-18 09:35:49 -07001652 "src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neon-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07001653 "src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neon-2x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001654 "src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neon-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07001655 "src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neon-2x2.c",
Marat Dukhan56b10cd2020-05-18 09:35:49 -07001656 "src/f32-conv-hwc/gen/3x3s2p1c3x4-neon-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07001657 "src/f32-conv-hwc/gen/3x3s2p1c3x4-neon-2x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001658 "src/f32-conv-hwc/gen/3x3s2p1c3x8-neon-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07001659 "src/f32-conv-hwc/gen/3x3s2p1c3x8-neon-2x2.c",
Marat Dukhanc7634882020-12-07 15:11:12 -08001660 "src/f32-conv-hwc2chw/3x3s2p1c3x4-neon-2x2.c",
Marat Dukhanf5425ea2020-04-24 01:46:00 -07001661 "src/f32-dwconv/gen/up4x4-minmax-neon-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001662 "src/f32-dwconv/gen/up4x4-minmax-neon.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001663 "src/f32-dwconv/gen/up4x9-minmax-neon-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001664 "src/f32-dwconv/gen/up4x9-minmax-neon.c",
Marat Dukhanf5425ea2020-04-24 01:46:00 -07001665 "src/f32-dwconv/gen/up4x25-minmax-neon-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001666 "src/f32-dwconv/gen/up4x25-minmax-neon.c",
1667 "src/f32-dwconv/gen/up8x4-minmax-neon-acc2.c",
1668 "src/f32-dwconv/gen/up8x4-minmax-neon.c",
1669 "src/f32-dwconv/gen/up8x9-minmax-neon-acc2.c",
1670 "src/f32-dwconv/gen/up8x9-minmax-neon.c",
Marat Dukhanf5425ea2020-04-24 01:46:00 -07001671 "src/f32-dwconv/gen/up8x25-minmax-neon-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001672 "src/f32-dwconv/gen/up8x25-minmax-neon.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001673 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc2.c",
1674 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc3.c",
1675 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc4.c",
Marat Dukhanc581e482020-10-24 01:28:11 -07001676 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001677 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-2x4-acc2.c",
Marat Dukhanc581e482020-10-24 01:28:11 -07001678 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-2x4.c",
1679 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-3x4.c",
1680 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-4x4.c",
1681 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-5x4.c",
1682 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-6x4.c",
Marat Dukhan82f0c322020-10-25 19:17:35 -07001683 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc2.c",
1684 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc3.c",
1685 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001686 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4.c",
Marat Dukhan82f0c322020-10-25 19:17:35 -07001687 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-2x4-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001688 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-2x4.c",
1689 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-3x4.c",
1690 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-4x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07001691 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc2.c",
1692 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc3.c",
1693 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc4.c",
1694 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc5.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001695 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07001696 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc2.c",
1697 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc3.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001698 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07001699 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-3x4-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001700 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-3x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07001701 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-4x4-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07001702 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-4x4.c",
1703 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-5x4.c",
Marat Dukhan30d4b252020-10-29 16:33:22 -07001704 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc2.c",
1705 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc3.c",
1706 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc4.c",
1707 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc5.c",
1708 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4.c",
1709 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-2x4-acc2.c",
1710 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-2x4-acc3.c",
1711 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-2x4.c",
Marat Dukhan30d4b252020-10-29 16:33:22 -07001712 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-3x4-acc2.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07001713 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-3x4.c",
Marat Dukhan1f29b802020-05-15 23:46:39 -07001714 "src/f32-gavgpool-cw/neon-x4.c",
Marat Dukhan99936602020-04-11 16:47:01 -07001715 "src/f32-gavgpool/7p7x-minmax-neon-c4.c",
1716 "src/f32-gavgpool/7x-minmax-neon-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001717 "src/f32-gemm/gen-inc/1x8inc-minmax-neon-dup-ld64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001718 "src/f32-gemm/gen-inc/1x8inc-minmax-neon-lane-ld64.c",
1719 "src/f32-gemm/gen-inc/1x8s4inc-minmax-neon.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001720 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-dup-ld64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001721 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-dup-ld128.c",
1722 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-lane-ld64.c",
1723 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-lane-ld128.c",
1724 "src/f32-gemm/gen-inc/4x8s4inc-minmax-neon.c",
1725 "src/f32-gemm/gen-inc/5x8inc-minmax-neon-lane-ld64.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001726 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-dup-ld64.c",
1727 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-dup-ld128.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001728 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-lane-ld64.c",
1729 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-lane-ld128.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001730 "src/f32-gemm/gen-inc/6x8s4inc-minmax-neon.c",
1731 "src/f32-gemm/gen-inc/8x8s4inc-minmax-neon.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001732 "src/f32-gemm/gen/1x8-minmax-neon-dup-ld64.c",
1733 "src/f32-gemm/gen/1x8-minmax-neon-lane-ld64.c",
1734 "src/f32-gemm/gen/1x8s4-minmax-neon.c",
1735 "src/f32-gemm/gen/4x2-minmax-neon-lane-ld64.c",
1736 "src/f32-gemm/gen/4x8-minmax-neon-dup-ld64.c",
1737 "src/f32-gemm/gen/4x8-minmax-neon-dup-ld128.c",
1738 "src/f32-gemm/gen/4x8-minmax-neon-lane-ld64.c",
1739 "src/f32-gemm/gen/4x8-minmax-neon-lane-ld128.c",
1740 "src/f32-gemm/gen/4x8s4-minmax-neon.c",
1741 "src/f32-gemm/gen/5x8-minmax-neon-lane-ld64.c",
1742 "src/f32-gemm/gen/6x8-minmax-neon-dup-ld64.c",
1743 "src/f32-gemm/gen/6x8-minmax-neon-dup-ld128.c",
1744 "src/f32-gemm/gen/6x8-minmax-neon-lane-ld64.c",
1745 "src/f32-gemm/gen/6x8-minmax-neon-lane-ld128.c",
1746 "src/f32-gemm/gen/6x8s4-minmax-neon.c",
1747 "src/f32-gemm/gen/8x8s4-minmax-neon.c",
Artsiom Ablavatski2202c812021-01-22 14:16:43 -08001748 "src/f32-ibilinear-chw/gen/neon-p4.c",
1749 "src/f32-ibilinear-chw/gen/neon-p8.c",
Frank Barchard8247e212021-02-03 18:12:33 -08001750 "src/f32-ibilinear/gen/neon-c4.c",
1751 "src/f32-ibilinear/gen/neon-c8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001752 "src/f32-igemm/gen/1x8-minmax-neon-dup-ld64.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001753 "src/f32-igemm/gen/1x8-minmax-neon-lane-ld64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001754 "src/f32-igemm/gen/1x8s4-minmax-neon.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001755 "src/f32-igemm/gen/4x2-minmax-neon-lane-ld64.c",
1756 "src/f32-igemm/gen/4x4-minmax-neon-lane-ld64.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001757 "src/f32-igemm/gen/4x8-minmax-neon-dup-ld64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001758 "src/f32-igemm/gen/4x8-minmax-neon-dup-ld128.c",
1759 "src/f32-igemm/gen/4x8-minmax-neon-lane-ld64.c",
1760 "src/f32-igemm/gen/4x8-minmax-neon-lane-ld128.c",
1761 "src/f32-igemm/gen/4x8s4-minmax-neon.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001762 "src/f32-igemm/gen/6x8-minmax-neon-dup-ld64.c",
1763 "src/f32-igemm/gen/6x8-minmax-neon-dup-ld128.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001764 "src/f32-igemm/gen/6x8-minmax-neon-lane-ld64.c",
1765 "src/f32-igemm/gen/6x8-minmax-neon-lane-ld128.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001766 "src/f32-igemm/gen/6x8s4-minmax-neon.c",
1767 "src/f32-igemm/gen/8x8s4-minmax-neon.c",
Marat Dukhan99936602020-04-11 16:47:01 -07001768 "src/f32-maxpool/9p8x-minmax-neon-c4.c",
1769 "src/f32-pavgpool/9p8x-minmax-neon-c4.c",
1770 "src/f32-pavgpool/9x-minmax-neon-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07001771 "src/f32-ppmm/gen/4x8-minmax-neon.c",
1772 "src/f32-ppmm/gen/8x8-minmax-neon.c",
Frank Barcharda5316982020-07-23 13:19:28 -07001773 "src/f32-prelu/gen/neon-1x4.c",
1774 "src/f32-prelu/gen/neon-1x8.c",
1775 "src/f32-prelu/gen/neon-1x16.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -08001776 "src/f32-prelu/gen/neon-2x4.c",
1777 "src/f32-prelu/gen/neon-2x8.c",
Frank Barcharda5316982020-07-23 13:19:28 -07001778 "src/f32-prelu/gen/neon-2x16.c",
1779 "src/f32-prelu/gen/neon-4x4.c",
1780 "src/f32-prelu/gen/neon-4x8.c",
1781 "src/f32-prelu/gen/neon-4x16.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08001782 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x4.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08001783 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001784 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08001785 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc2.c",
1786 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001787 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08001788 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16-acc2.c",
1789 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001790 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08001791 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20-acc2.c",
1792 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001793 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20.c",
1794 "src/f32-raddstoreexpminusmax/gen/neon-p5-x4.c",
1795 "src/f32-raddstoreexpminusmax/gen/neon-p5-x8-acc2.c",
1796 "src/f32-raddstoreexpminusmax/gen/neon-p5-x8.c",
1797 "src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc2.c",
1798 "src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc3.c",
1799 "src/f32-raddstoreexpminusmax/gen/neon-p5-x12.c",
1800 "src/f32-raddstoreexpminusmax/gen/neon-p5-x16-acc2.c",
1801 "src/f32-raddstoreexpminusmax/gen/neon-p5-x16-acc4.c",
1802 "src/f32-raddstoreexpminusmax/gen/neon-p5-x16.c",
1803 "src/f32-raddstoreexpminusmax/gen/neon-p5-x20-acc2.c",
1804 "src/f32-raddstoreexpminusmax/gen/neon-p5-x20-acc5.c",
1805 "src/f32-raddstoreexpminusmax/gen/neon-p5-x20.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07001806 "src/f32-rmax/neon.c",
Marat Dukhan5b86c432020-12-06 19:15:03 -08001807 "src/f32-spmm/gen/4x1-minmax-neon-pipelined.c",
1808 "src/f32-spmm/gen/4x1-minmax-neon-x2.c",
1809 "src/f32-spmm/gen/4x1-minmax-neon.c",
1810 "src/f32-spmm/gen/8x1-minmax-neon-pipelined.c",
1811 "src/f32-spmm/gen/8x1-minmax-neon-x2.c",
1812 "src/f32-spmm/gen/8x1-minmax-neon.c",
1813 "src/f32-spmm/gen/12x1-minmax-neon.c",
1814 "src/f32-spmm/gen/16x1-minmax-neon-pipelined.c",
1815 "src/f32-spmm/gen/16x1-minmax-neon-x2.c",
1816 "src/f32-spmm/gen/16x1-minmax-neon.c",
1817 "src/f32-spmm/gen/32x1-minmax-neon-pipelined.c",
1818 "src/f32-spmm/gen/32x1-minmax-neon-x2.c",
1819 "src/f32-spmm/gen/32x1-minmax-neon.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07001820 "src/f32-vbinary/gen/vadd-minmax-neon-x4.c",
1821 "src/f32-vbinary/gen/vadd-minmax-neon-x8.c",
1822 "src/f32-vbinary/gen/vaddc-minmax-neon-x4.c",
1823 "src/f32-vbinary/gen/vaddc-minmax-neon-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -08001824 "src/f32-vbinary/gen/vmax-neon-x4.c",
1825 "src/f32-vbinary/gen/vmax-neon-x8.c",
1826 "src/f32-vbinary/gen/vmaxc-neon-x4.c",
1827 "src/f32-vbinary/gen/vmaxc-neon-x8.c",
1828 "src/f32-vbinary/gen/vmin-neon-x4.c",
1829 "src/f32-vbinary/gen/vmin-neon-x8.c",
1830 "src/f32-vbinary/gen/vminc-neon-x4.c",
1831 "src/f32-vbinary/gen/vminc-neon-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07001832 "src/f32-vbinary/gen/vmul-minmax-neon-x4.c",
1833 "src/f32-vbinary/gen/vmul-minmax-neon-x8.c",
1834 "src/f32-vbinary/gen/vmulc-minmax-neon-x4.c",
1835 "src/f32-vbinary/gen/vmulc-minmax-neon-x8.c",
1836 "src/f32-vbinary/gen/vrsubc-minmax-neon-x4.c",
1837 "src/f32-vbinary/gen/vrsubc-minmax-neon-x8.c",
Marat Dukhan13bafb02020-06-05 00:43:11 -07001838 "src/f32-vbinary/gen/vsqrdiff-neon-x4.c",
1839 "src/f32-vbinary/gen/vsqrdiff-neon-x8.c",
1840 "src/f32-vbinary/gen/vsqrdiffc-neon-x4.c",
1841 "src/f32-vbinary/gen/vsqrdiffc-neon-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07001842 "src/f32-vbinary/gen/vsub-minmax-neon-x4.c",
1843 "src/f32-vbinary/gen/vsub-minmax-neon-x8.c",
1844 "src/f32-vbinary/gen/vsubc-minmax-neon-x4.c",
1845 "src/f32-vbinary/gen/vsubc-minmax-neon-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07001846 "src/f32-vclamp/gen/vclamp-neon-x4.c",
1847 "src/f32-vclamp/gen/vclamp-neon-x8.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08001848 "src/f32-velu/gen/velu-neon-rr2-lut16-p3-x4.c",
1849 "src/f32-velu/gen/velu-neon-rr2-lut16-p3-x8.c",
1850 "src/f32-velu/gen/velu-neon-rr2-lut16-p3-x12.c",
1851 "src/f32-velu/gen/velu-neon-rr2-lut16-p3-x16.c",
1852 "src/f32-velu/gen/velu-neon-rr2-lut16-p3-x20.c",
1853 "src/f32-velu/gen/velu-neon-rr2-lut16-p3-x24.c",
1854 "src/f32-velu/gen/velu-neon-rr2-p6-x4.c",
1855 "src/f32-velu/gen/velu-neon-rr2-p6-x8.c",
1856 "src/f32-velu/gen/velu-neon-rr2-p6-x12.c",
1857 "src/f32-velu/gen/velu-neon-rr2-p6-x16.c",
1858 "src/f32-velu/gen/velu-neon-rr2-p6-x20.c",
1859 "src/f32-velu/gen/velu-neon-rr2-p6-x24.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07001860 "src/f32-vhswish/gen/vhswish-neon-x4.c",
1861 "src/f32-vhswish/gen/vhswish-neon-x8.c",
1862 "src/f32-vhswish/gen/vhswish-neon-x16.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -07001863 "src/f32-vlrelu/gen/vlrelu-neon-x4.c",
1864 "src/f32-vlrelu/gen/vlrelu-neon-x8.c",
Marat Dukhan99936602020-04-11 16:47:01 -07001865 "src/f32-vmulcaddc/gen/c4-minmax-neon-2x.c",
1866 "src/f32-vmulcaddc/gen/c8-minmax-neon-2x.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07001867 "src/f32-vrelu/gen/vrelu-neon-x4.c",
1868 "src/f32-vrelu/gen/vrelu-neon-x8.c",
Marat Dukhaneecf8fd2020-06-09 08:59:37 -07001869 "src/f32-vrnd/gen/vrndd-neon-x4.c",
1870 "src/f32-vrnd/gen/vrndd-neon-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001871 "src/f32-vrnd/gen/vrndne-neon-x4.c",
1872 "src/f32-vrnd/gen/vrndne-neon-x8.c",
1873 "src/f32-vrnd/gen/vrndu-neon-x4.c",
1874 "src/f32-vrnd/gen/vrndu-neon-x8.c",
1875 "src/f32-vrnd/gen/vrndz-neon-x4.c",
1876 "src/f32-vrnd/gen/vrndz-neon-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07001877 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x4.c",
1878 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x8.c",
1879 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x12.c",
1880 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x16.c",
1881 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x20.c",
1882 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x24.c",
1883 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x4.c",
1884 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x8.c",
1885 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x12.c",
1886 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x16.c",
1887 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x20.c",
1888 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x24.c",
1889 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x4.c",
1890 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x8.c",
1891 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x12.c",
1892 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x16.c",
1893 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x20.c",
1894 "src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x24.c",
Marat Dukhan5020b962020-06-08 13:30:10 -07001895 "src/f32-vunary/gen/vabs-neon-x4.c",
1896 "src/f32-vunary/gen/vabs-neon-x8.c",
1897 "src/f32-vunary/gen/vneg-neon-x4.c",
1898 "src/f32-vunary/gen/vneg-neon-x8.c",
1899 "src/f32-vunary/gen/vsqr-neon-x4.c",
1900 "src/f32-vunary/gen/vsqr-neon-x8.c",
Marat Dukhande390d42020-11-29 19:32:18 -08001901 "src/math/expm1minus-neon-rr2-lut16-p3.c",
1902 "src/math/expm1minus-neon-rr2-p6.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001903 "src/math/roundd-neon-addsub.c",
1904 "src/math/roundd-neon-cvt.c",
1905 "src/math/roundne-neon-addsub.c",
1906 "src/math/roundu-neon-addsub.c",
1907 "src/math/roundu-neon-cvt.c",
1908 "src/math/roundz-neon-addsub.c",
1909 "src/math/roundz-neon-cvt.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001910 "src/math/sigmoid-neon-rr2-lut64-p2-nr2recps.c",
1911 "src/math/sigmoid-neon-rr2-lut2048-p1-nr2recps.c",
1912 "src/math/sigmoid-neon-rr2-p5-nr2recps.c",
1913 "src/math/sqrt-neon-nr1rsqrts.c",
1914 "src/math/sqrt-neon-nr2rsqrts.c",
1915 "src/math/sqrt-neon-nr3rsqrts.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001916 "src/qc8-dwconv/gen/up8x9-minmax-fp32-neon-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07001917 "src/qc8-dwconv/gen/up8x9-minmax-fp32-neon-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001918 "src/qc8-dwconv/gen/up8x25-minmax-fp32-neon-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07001919 "src/qc8-dwconv/gen/up8x25-minmax-fp32-neon-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001920 "src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07001921 "src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001922 "src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07001923 "src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mul16.c",
1924 "src/qc8-dwconv/gen/up24x9-minmax-fp32-neon-mul16.c",
1925 "src/qc8-dwconv/gen/up24x25-minmax-fp32-neon-mul16.c",
1926 "src/qc8-dwconv/gen/up32x9-minmax-fp32-neon-mul16.c",
1927 "src/qc8-dwconv/gen/up32x25-minmax-fp32-neon-mul16.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07001928 "src/qc8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07001929 "src/qc8-gemm/gen/1x8c8-minmax-fp32-neon-mlal-padal.c",
1930 "src/qc8-gemm/gen/1x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07001931 "src/qc8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07001932 "src/qc8-gemm/gen/2x8c8-minmax-fp32-neon-mlal-padal.c",
1933 "src/qc8-gemm/gen/4x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07001934 "src/qc8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07001935 "src/qc8-igemm/gen/1x8c8-minmax-fp32-neon-mlal-padal.c",
1936 "src/qc8-igemm/gen/1x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07001937 "src/qc8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07001938 "src/qc8-igemm/gen/2x8c8-minmax-fp32-neon-mlal-padal.c",
1939 "src/qc8-igemm/gen/4x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001940 "src/qs8-dwconv/gen/up8x9-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001941 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001942 "src/qs8-dwconv/gen/up8x9-minmax-rndnu-neon-mul8.c",
Marat Dukhanbe18f5c2021-07-16 18:46:39 -07001943 "src/qs8-dwconv/gen/up8x9-minmax-rndnu-neon-mul16.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001944 "src/qs8-dwconv/gen/up8x25-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001945 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001946 "src/qs8-dwconv/gen/up8x25-minmax-rndnu-neon-mul8.c",
Marat Dukhanbe18f5c2021-07-16 18:46:39 -07001947 "src/qs8-dwconv/gen/up8x25-minmax-rndnu-neon-mul16.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001948 "src/qs8-dwconv/gen/up16x9-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001949 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001950 "src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mul8.c",
Marat Dukhanbe18f5c2021-07-16 18:46:39 -07001951 "src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mul16.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001952 "src/qs8-dwconv/gen/up16x25-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001953 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07001954 "src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mul8.c",
Marat Dukhanbe18f5c2021-07-16 18:46:39 -07001955 "src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mul16.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001956 "src/qs8-dwconv/gen/up24x9-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001957 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001958 "src/qs8-dwconv/gen/up24x25-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001959 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001960 "src/qs8-dwconv/gen/up32x9-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001961 "src/qs8-dwconv/gen/up32x9-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan6f905292021-06-25 11:12:05 -07001962 "src/qs8-dwconv/gen/up32x25-minmax-fp32-neon-mul16.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001963 "src/qs8-dwconv/gen/up32x25-minmax-gemmlowp-neon-mul16.c",
Marat Dukhan281262d2020-08-10 13:23:21 -07001964 "src/qs8-gavgpool/gen/7p7x-minmax-neon-c8-acc2.c",
1965 "src/qs8-gavgpool/gen/7p7x-minmax-neon-c16-acc2.c",
1966 "src/qs8-gavgpool/gen/7p7x-minmax-neon-c24-acc2.c",
1967 "src/qs8-gavgpool/gen/7p7x-minmax-neon-c32-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07001968 "src/qs8-gavgpool/gen/7x-minmax-neon-c8-acc2.c",
1969 "src/qs8-gavgpool/gen/7x-minmax-neon-c16-acc2.c",
1970 "src/qs8-gavgpool/gen/7x-minmax-neon-c24-acc2.c",
1971 "src/qs8-gavgpool/gen/7x-minmax-neon-c32-acc2.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001972 "src/qs8-gemm/gen/1x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
1973 "src/qs8-gemm/gen/1x8-minmax-gemmlowp-neon-mlal-lane.c",
1974 "src/qs8-gemm/gen/1x8-minmax-gemmlowp-neon-mull-addw-dup.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07001975 "src/qs8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001976 "src/qs8-gemm/gen/1x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
1977 "src/qs8-gemm/gen/1x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07001978 "src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mlal-padal-dup.c",
Marat Dukhan2d3c97c2021-06-25 18:00:28 -07001979 "src/qs8-gemm/gen/1x8c8-minmax-fp32-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001980 "src/qs8-gemm/gen/1x8c8-minmax-gemmlowp-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001981 "src/qs8-gemm/gen/1x8c8-minmax-gemmlowp-neon-mull-padal.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07001982 "src/qs8-gemm/gen/1x8c8-minmax-rndnu-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001983 "src/qs8-gemm/gen/1x8c16-minmax-gemmlowp-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07001984 "src/qs8-gemm/gen/1x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001985 "src/qs8-gemm/gen/1x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
1986 "src/qs8-gemm/gen/1x16-minmax-gemmlowp-neon-mlal-lane.c",
1987 "src/qs8-gemm/gen/1x16-minmax-gemmlowp-neon-mull-addw-dup.c",
Frank Barchard22fbe772021-07-20 15:56:32 -07001988 "src/qs8-gemm/gen/1x16-minmax-rndnu-neon-mlal-lane-prfm.c",
1989 "src/qs8-gemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001990 "src/qs8-gemm/gen/1x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
1991 "src/qs8-gemm/gen/1x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
1992 "src/qs8-gemm/gen/1x16c8-minmax-gemmlowp-neon-mlal-padal.c",
1993 "src/qs8-gemm/gen/1x16c8-minmax-gemmlowp-neon-mull-padal.c",
1994 "src/qs8-gemm/gen/1x16c16-minmax-gemmlowp-neon-mlal-padal.c",
1995 "src/qs8-gemm/gen/2x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
1996 "src/qs8-gemm/gen/2x8-minmax-gemmlowp-neon-mlal-lane.c",
1997 "src/qs8-gemm/gen/2x8-minmax-gemmlowp-neon-mull-addw-dup.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07001998 "src/qs8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07001999 "src/qs8-gemm/gen/2x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2000 "src/qs8-gemm/gen/2x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002001 "src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mlal-padal-dup.c",
Marat Dukhan2d3c97c2021-06-25 18:00:28 -07002002 "src/qs8-gemm/gen/2x8c8-minmax-fp32-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002003 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002004 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-neon-mull-padal.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002005 "src/qs8-gemm/gen/2x8c8-minmax-rndnu-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002006 "src/qs8-gemm/gen/2x8c16-minmax-gemmlowp-neon-mlal-padal.c",
2007 "src/qs8-gemm/gen/2x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2008 "src/qs8-gemm/gen/2x16-minmax-gemmlowp-neon-mlal-lane.c",
2009 "src/qs8-gemm/gen/2x16-minmax-gemmlowp-neon-mull-addw-dup.c",
2010 "src/qs8-gemm/gen/2x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2011 "src/qs8-gemm/gen/2x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2012 "src/qs8-gemm/gen/2x16c8-minmax-gemmlowp-neon-mlal-padal.c",
2013 "src/qs8-gemm/gen/2x16c8-minmax-gemmlowp-neon-mull-padal.c",
2014 "src/qs8-gemm/gen/2x16c16-minmax-gemmlowp-neon-mlal-padal.c",
2015 "src/qs8-gemm/gen/3x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2016 "src/qs8-gemm/gen/3x8-minmax-gemmlowp-neon-mlal-lane.c",
2017 "src/qs8-gemm/gen/3x8-minmax-gemmlowp-neon-mull-addw-dup.c",
2018 "src/qs8-gemm/gen/3x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2019 "src/qs8-gemm/gen/3x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2020 "src/qs8-gemm/gen/3x8c8-minmax-gemmlowp-neon-mlal-padal.c",
2021 "src/qs8-gemm/gen/3x8c8-minmax-gemmlowp-neon-mull-padal.c",
2022 "src/qs8-gemm/gen/3x8c16-minmax-gemmlowp-neon-mlal-padal.c",
2023 "src/qs8-gemm/gen/3x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2024 "src/qs8-gemm/gen/3x16-minmax-gemmlowp-neon-mlal-lane.c",
2025 "src/qs8-gemm/gen/3x16-minmax-gemmlowp-neon-mull-addw-dup.c",
2026 "src/qs8-gemm/gen/3x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2027 "src/qs8-gemm/gen/3x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2028 "src/qs8-gemm/gen/3x16c8-minmax-gemmlowp-neon-mlal-padal.c",
2029 "src/qs8-gemm/gen/3x16c8-minmax-gemmlowp-neon-mull-padal.c",
2030 "src/qs8-gemm/gen/3x16c16-minmax-gemmlowp-neon-mlal-padal.c",
2031 "src/qs8-gemm/gen/4x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2032 "src/qs8-gemm/gen/4x8-minmax-gemmlowp-neon-mlal-lane.c",
2033 "src/qs8-gemm/gen/4x8-minmax-gemmlowp-neon-mull-addw-dup.c",
2034 "src/qs8-gemm/gen/4x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2035 "src/qs8-gemm/gen/4x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2036 "src/qs8-gemm/gen/4x8c8-minmax-gemmlowp-neon-mlal-padal.c",
2037 "src/qs8-gemm/gen/4x8c8-minmax-gemmlowp-neon-mull-padal.c",
2038 "src/qs8-gemm/gen/4x8c16-minmax-gemmlowp-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002039 "src/qs8-gemm/gen/4x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002040 "src/qs8-gemm/gen/4x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2041 "src/qs8-gemm/gen/4x16-minmax-gemmlowp-neon-mlal-lane.c",
2042 "src/qs8-gemm/gen/4x16-minmax-gemmlowp-neon-mull-addw-dup.c",
Frank Barchard22fbe772021-07-20 15:56:32 -07002043 "src/qs8-gemm/gen/4x16-minmax-rndnu-neon-mlal-lane-prfm.c",
2044 "src/qs8-gemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002045 "src/qs8-gemm/gen/4x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2046 "src/qs8-gemm/gen/4x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2047 "src/qs8-gemm/gen/4x16c8-minmax-gemmlowp-neon-mlal-padal.c",
2048 "src/qs8-gemm/gen/4x16c8-minmax-gemmlowp-neon-mull-padal.c",
2049 "src/qs8-gemm/gen/4x16c16-minmax-gemmlowp-neon-mlal-padal.c",
2050 "src/qs8-gemm/gen/6x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2051 "src/qs8-gemm/gen/6x8-minmax-gemmlowp-neon-mlal-lane.c",
2052 "src/qs8-gemm/gen/6x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2053 "src/qs8-gemm/gen/6x16-minmax-gemmlowp-neon-mlal-lane.c",
2054 "src/qs8-igemm/gen/1x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2055 "src/qs8-igemm/gen/1x8-minmax-gemmlowp-neon-mlal-lane.c",
2056 "src/qs8-igemm/gen/1x8-minmax-gemmlowp-neon-mull-addw-dup.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002057 "src/qs8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002058 "src/qs8-igemm/gen/1x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2059 "src/qs8-igemm/gen/1x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002060 "src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mlal-padal-dup.c",
Marat Dukhancf055852021-06-26 09:05:09 -07002061 "src/qs8-igemm/gen/1x8c8-minmax-fp32-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002062 "src/qs8-igemm/gen/1x8c8-minmax-gemmlowp-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002063 "src/qs8-igemm/gen/1x8c8-minmax-gemmlowp-neon-mull-padal.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002064 "src/qs8-igemm/gen/1x8c8-minmax-rndnu-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002065 "src/qs8-igemm/gen/1x8c16-minmax-gemmlowp-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002066 "src/qs8-igemm/gen/1x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002067 "src/qs8-igemm/gen/1x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2068 "src/qs8-igemm/gen/1x16-minmax-gemmlowp-neon-mlal-lane.c",
2069 "src/qs8-igemm/gen/1x16-minmax-gemmlowp-neon-mull-addw-dup.c",
Frank Barchard22fbe772021-07-20 15:56:32 -07002070 "src/qs8-igemm/gen/1x16-minmax-rndnu-neon-mlal-lane-prfm.c",
2071 "src/qs8-igemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002072 "src/qs8-igemm/gen/1x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2073 "src/qs8-igemm/gen/1x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2074 "src/qs8-igemm/gen/1x16c8-minmax-gemmlowp-neon-mlal-padal.c",
2075 "src/qs8-igemm/gen/1x16c8-minmax-gemmlowp-neon-mull-padal.c",
2076 "src/qs8-igemm/gen/1x16c16-minmax-gemmlowp-neon-mlal-padal.c",
2077 "src/qs8-igemm/gen/2x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2078 "src/qs8-igemm/gen/2x8-minmax-gemmlowp-neon-mlal-lane.c",
2079 "src/qs8-igemm/gen/2x8-minmax-gemmlowp-neon-mull-addw-dup.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002080 "src/qs8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-padal-dup.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002081 "src/qs8-igemm/gen/2x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2082 "src/qs8-igemm/gen/2x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002083 "src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mlal-padal-dup.c",
Marat Dukhancf055852021-06-26 09:05:09 -07002084 "src/qs8-igemm/gen/2x8c8-minmax-fp32-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002085 "src/qs8-igemm/gen/2x8c8-minmax-gemmlowp-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002086 "src/qs8-igemm/gen/2x8c8-minmax-gemmlowp-neon-mull-padal.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002087 "src/qs8-igemm/gen/2x8c8-minmax-rndnu-neon-mlal-padal.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002088 "src/qs8-igemm/gen/2x8c16-minmax-gemmlowp-neon-mlal-padal.c",
2089 "src/qs8-igemm/gen/2x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2090 "src/qs8-igemm/gen/2x16-minmax-gemmlowp-neon-mlal-lane.c",
2091 "src/qs8-igemm/gen/2x16-minmax-gemmlowp-neon-mull-addw-dup.c",
2092 "src/qs8-igemm/gen/2x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2093 "src/qs8-igemm/gen/2x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2094 "src/qs8-igemm/gen/2x16c8-minmax-gemmlowp-neon-mlal-padal.c",
2095 "src/qs8-igemm/gen/2x16c8-minmax-gemmlowp-neon-mull-padal.c",
2096 "src/qs8-igemm/gen/2x16c16-minmax-gemmlowp-neon-mlal-padal.c",
2097 "src/qs8-igemm/gen/3x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2098 "src/qs8-igemm/gen/3x8-minmax-gemmlowp-neon-mlal-lane.c",
2099 "src/qs8-igemm/gen/3x8-minmax-gemmlowp-neon-mull-addw-dup.c",
2100 "src/qs8-igemm/gen/3x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2101 "src/qs8-igemm/gen/3x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2102 "src/qs8-igemm/gen/3x8c8-minmax-gemmlowp-neon-mlal-padal.c",
2103 "src/qs8-igemm/gen/3x8c8-minmax-gemmlowp-neon-mull-padal.c",
2104 "src/qs8-igemm/gen/3x8c16-minmax-gemmlowp-neon-mlal-padal.c",
2105 "src/qs8-igemm/gen/3x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2106 "src/qs8-igemm/gen/3x16-minmax-gemmlowp-neon-mlal-lane.c",
2107 "src/qs8-igemm/gen/3x16-minmax-gemmlowp-neon-mull-addw-dup.c",
2108 "src/qs8-igemm/gen/3x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2109 "src/qs8-igemm/gen/3x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2110 "src/qs8-igemm/gen/3x16c8-minmax-gemmlowp-neon-mlal-padal.c",
2111 "src/qs8-igemm/gen/3x16c8-minmax-gemmlowp-neon-mull-padal.c",
2112 "src/qs8-igemm/gen/3x16c16-minmax-gemmlowp-neon-mlal-padal.c",
2113 "src/qs8-igemm/gen/4x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2114 "src/qs8-igemm/gen/4x8-minmax-gemmlowp-neon-mlal-lane.c",
2115 "src/qs8-igemm/gen/4x8-minmax-gemmlowp-neon-mull-addw-dup.c",
2116 "src/qs8-igemm/gen/4x8c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2117 "src/qs8-igemm/gen/4x8c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2118 "src/qs8-igemm/gen/4x8c8-minmax-gemmlowp-neon-mlal-padal.c",
2119 "src/qs8-igemm/gen/4x8c8-minmax-gemmlowp-neon-mull-padal.c",
2120 "src/qs8-igemm/gen/4x8c16-minmax-gemmlowp-neon-mlal-padal.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002121 "src/qs8-igemm/gen/4x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002122 "src/qs8-igemm/gen/4x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2123 "src/qs8-igemm/gen/4x16-minmax-gemmlowp-neon-mlal-lane.c",
2124 "src/qs8-igemm/gen/4x16-minmax-gemmlowp-neon-mull-addw-dup.c",
Frank Barchard22fbe772021-07-20 15:56:32 -07002125 "src/qs8-igemm/gen/4x16-minmax-rndnu-neon-mlal-lane-prfm.c",
2126 "src/qs8-igemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07002127 "src/qs8-igemm/gen/4x16c2-minmax-gemmlowp-neon-mlal-padal-dup.c",
2128 "src/qs8-igemm/gen/4x16c2-minmax-gemmlowp-neon-mull-padal-dup.c",
2129 "src/qs8-igemm/gen/4x16c8-minmax-gemmlowp-neon-mlal-padal.c",
2130 "src/qs8-igemm/gen/4x16c8-minmax-gemmlowp-neon-mull-padal.c",
2131 "src/qs8-igemm/gen/4x16c16-minmax-gemmlowp-neon-mlal-padal.c",
2132 "src/qs8-igemm/gen/6x8-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2133 "src/qs8-igemm/gen/6x8-minmax-gemmlowp-neon-mlal-lane.c",
2134 "src/qs8-igemm/gen/6x16-minmax-gemmlowp-neon-mlal-lane-prfm.c",
2135 "src/qs8-igemm/gen/6x16-minmax-gemmlowp-neon-mlal-lane.c",
Marat Dukhan2e23d2b2020-07-29 16:01:37 -07002136 "src/qs8-requantization/fp32-neon.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07002137 "src/qs8-requantization/gemmlowp-neon.c",
Marat Dukhan06716242021-05-26 15:56:39 -07002138 "src/qs8-requantization/rndna-neon.c",
Marat Dukhand3d818c2021-07-16 17:56:54 -07002139 "src/qs8-requantization/rndnu-neon-mull.c",
2140 "src/qs8-requantization/rndnu-neon-qdmulh.c",
Marat Dukhanba7b2792020-09-02 14:26:45 -07002141 "src/qs8-vadd/gen/minmax-neon-ld64-x8.c",
2142 "src/qs8-vadd/gen/minmax-neon-ld64-x16.c",
2143 "src/qs8-vadd/gen/minmax-neon-ld64-x24.c",
2144 "src/qs8-vadd/gen/minmax-neon-ld64-x32.c",
2145 "src/qs8-vaddc/gen/minmax-neon-ld64-x8.c",
2146 "src/qs8-vaddc/gen/minmax-neon-ld64-x16.c",
2147 "src/qs8-vaddc/gen/minmax-neon-ld64-x24.c",
2148 "src/qs8-vaddc/gen/minmax-neon-ld64-x32.c",
Marat Dukhan08b7a972020-07-14 18:17:29 -07002149 "src/qu8-avgpool/9p8x-minmax-neon-c8.c",
2150 "src/qu8-avgpool/9x-minmax-neon-c8.c",
Marat Dukhan605696a2021-07-15 18:01:30 -07002151 "src/qu8-dwconv/gen/up8x9-minmax-fp32-neon-mul16.c",
2152 "src/qu8-dwconv/gen/up8x25-minmax-fp32-neon-mul16.c",
2153 "src/qu8-dwconv/gen/up16x9-minmax-fp32-neon-mul16.c",
2154 "src/qu8-dwconv/gen/up16x25-minmax-fp32-neon-mul16.c",
2155 "src/qu8-dwconv/gen/up24x9-minmax-fp32-neon-mul16.c",
2156 "src/qu8-dwconv/gen/up24x25-minmax-fp32-neon-mul16.c",
2157 "src/qu8-dwconv/gen/up32x9-minmax-fp32-neon-mul16.c",
2158 "src/qu8-dwconv/gen/up32x25-minmax-fp32-neon-mul16.c",
Marat Dukhan08b7a972020-07-14 18:17:29 -07002159 "src/qu8-gavgpool/7p7x-minmax-neon-c8.c",
2160 "src/qu8-gavgpool/7x-minmax-neon-c8.c",
Marat Dukhan69c8a292021-07-14 19:34:56 -07002161 "src/qu8-gemm/gen/1x16-minmax-fp32-neon-mlal-lane.c",
2162 "src/qu8-gemm/gen/4x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhan69c8a292021-07-14 19:34:56 -07002163 "src/qu8-igemm/gen/1x16-minmax-fp32-neon-mlal-lane.c",
2164 "src/qu8-igemm/gen/4x16-minmax-fp32-neon-mlal-lane.c",
Marat Dukhan5b69f8b2020-07-24 15:26:48 -07002165 "src/qu8-requantization/fp32-neon.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07002166 "src/qu8-requantization/gemmlowp-neon.c",
Marat Dukhan06716242021-05-26 15:56:39 -07002167 "src/qu8-requantization/rndna-neon.c",
Marat Dukhan76e78c82021-07-20 21:11:23 -07002168 "src/qu8-vadd/gen/minmax-neon-ld64-x8.c",
2169 "src/qu8-vadd/gen/minmax-neon-ld64-x16.c",
2170 "src/qu8-vaddc/gen/minmax-neon-ld64-x8.c",
2171 "src/qu8-vaddc/gen/minmax-neon-ld64-x16.c",
Marat Dukhan99936602020-04-11 16:47:01 -07002172 "src/u8-maxpool/9p8x-minmax-neon-c16.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002173 "src/u8-rmax/neon.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07002174 "src/u8-vclamp/neon-x64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002175 "src/x8-zip/x2-neon.c",
2176 "src/x8-zip/x3-neon.c",
2177 "src/x8-zip/x4-neon.c",
2178 "src/x8-zip/xm-neon.c",
Marat Dukhan3bb3bfc2020-05-19 17:42:46 -07002179 "src/x32-fill/neon.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002180 "src/x32-packx/x4-neon-st4.c",
Marat Dukhan63523d42020-05-22 17:07:33 -07002181 "src/x32-pad/neon.c",
Marat Dukhan57dccd82020-04-14 00:53:10 -07002182 "src/x32-unpool/neon.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002183 "src/x32-zip/x2-neon.c",
2184 "src/x32-zip/x3-neon.c",
2185 "src/x32-zip/x4-neon.c",
2186 "src/x32-zip/xm-neon.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002187]
2188
2189NEONFMA_UKERNELS = [
Frank Barchard04336c12020-10-22 16:48:55 -07002190 "src/f32-dwconv/gen/up4x4-minmax-neonfma-acc2.c",
2191 "src/f32-dwconv/gen/up4x4-minmax-neonfma.c",
2192 "src/f32-dwconv/gen/up4x9-minmax-neonfma-acc2.c",
2193 "src/f32-dwconv/gen/up4x9-minmax-neonfma.c",
2194 "src/f32-dwconv/gen/up4x25-minmax-neonfma-acc2.c",
2195 "src/f32-dwconv/gen/up4x25-minmax-neonfma.c",
2196 "src/f32-dwconv/gen/up8x4-minmax-neonfma-acc2.c",
2197 "src/f32-dwconv/gen/up8x4-minmax-neonfma.c",
2198 "src/f32-dwconv/gen/up8x9-minmax-neonfma-acc2.c",
2199 "src/f32-dwconv/gen/up8x9-minmax-neonfma.c",
2200 "src/f32-dwconv/gen/up8x25-minmax-neonfma-acc2.c",
2201 "src/f32-dwconv/gen/up8x25-minmax-neonfma.c",
2202 "src/f32-gemm/gen-inc/1x8inc-minmax-neonfma-dup-ld64.c",
2203 "src/f32-gemm/gen-inc/1x8s4inc-minmax-neonfma.c",
2204 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-dup-ld64.c",
2205 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-dup-ld128.c",
2206 "src/f32-gemm/gen-inc/4x8s4inc-minmax-neonfma.c",
2207 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-dup-ld64.c",
2208 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-dup-ld128.c",
2209 "src/f32-gemm/gen-inc/6x8s4inc-minmax-neonfma.c",
2210 "src/f32-gemm/gen-inc/8x8s4inc-minmax-neonfma.c",
2211 "src/f32-gemm/gen/1x8-minmax-neonfma-dup-ld64.c",
2212 "src/f32-gemm/gen/1x8s4-minmax-neonfma.c",
2213 "src/f32-gemm/gen/4x8-minmax-neonfma-dup-ld64.c",
2214 "src/f32-gemm/gen/4x8-minmax-neonfma-dup-ld128.c",
2215 "src/f32-gemm/gen/4x8s4-minmax-neonfma.c",
2216 "src/f32-gemm/gen/6x8-minmax-neonfma-dup-ld64.c",
2217 "src/f32-gemm/gen/6x8-minmax-neonfma-dup-ld128.c",
2218 "src/f32-gemm/gen/6x8s4-minmax-neonfma.c",
2219 "src/f32-gemm/gen/8x8s4-minmax-neonfma.c",
Artsiom Ablavatski2202c812021-01-22 14:16:43 -08002220 "src/f32-ibilinear-chw/gen/neonfma-p4.c",
2221 "src/f32-ibilinear-chw/gen/neonfma-p8.c",
Frank Barchard8247e212021-02-03 18:12:33 -08002222 "src/f32-ibilinear/gen/neonfma-c4.c",
2223 "src/f32-ibilinear/gen/neonfma-c8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002224 "src/f32-igemm/gen/1x8-minmax-neonfma-dup-ld64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002225 "src/f32-igemm/gen/1x8s4-minmax-neonfma.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002226 "src/f32-igemm/gen/4x8-minmax-neonfma-dup-ld64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002227 "src/f32-igemm/gen/4x8-minmax-neonfma-dup-ld128.c",
2228 "src/f32-igemm/gen/4x8s4-minmax-neonfma.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002229 "src/f32-igemm/gen/6x8-minmax-neonfma-dup-ld64.c",
2230 "src/f32-igemm/gen/6x8-minmax-neonfma-dup-ld128.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002231 "src/f32-igemm/gen/6x8s4-minmax-neonfma.c",
2232 "src/f32-igemm/gen/8x8s4-minmax-neonfma.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002233 "src/f32-ppmm/gen/4x8-minmax-neonfma.c",
2234 "src/f32-ppmm/gen/8x8-minmax-neonfma.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08002235 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x4.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08002236 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x8-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002237 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x8.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08002238 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12-acc2.c",
2239 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002240 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08002241 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16-acc2.c",
2242 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002243 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -08002244 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20-acc2.c",
2245 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002246 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20.c",
2247 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x4.c",
2248 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x8-acc2.c",
2249 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x8.c",
2250 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc2.c",
2251 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc3.c",
2252 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12.c",
2253 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16-acc2.c",
2254 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16-acc4.c",
2255 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16.c",
2256 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20-acc2.c",
2257 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20-acc5.c",
2258 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20.c",
Marat Dukhan2fa7a0c2020-12-06 19:09:02 -08002259 "src/f32-spmm/gen/4x1-minmax-neonfma-pipelined.c",
2260 "src/f32-spmm/gen/4x1-minmax-neonfma-x2.c",
2261 "src/f32-spmm/gen/4x1-minmax-neonfma.c",
2262 "src/f32-spmm/gen/8x1-minmax-neonfma-pipelined.c",
2263 "src/f32-spmm/gen/8x1-minmax-neonfma-x2.c",
2264 "src/f32-spmm/gen/8x1-minmax-neonfma.c",
2265 "src/f32-spmm/gen/12x1-minmax-neonfma.c",
2266 "src/f32-spmm/gen/16x1-minmax-neonfma-pipelined.c",
2267 "src/f32-spmm/gen/16x1-minmax-neonfma-x2.c",
2268 "src/f32-spmm/gen/16x1-minmax-neonfma.c",
2269 "src/f32-spmm/gen/32x1-minmax-neonfma-pipelined.c",
2270 "src/f32-spmm/gen/32x1-minmax-neonfma-x2.c",
2271 "src/f32-spmm/gen/32x1-minmax-neonfma.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08002272 "src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x4.c",
2273 "src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x8.c",
2274 "src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x12.c",
2275 "src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x16.c",
2276 "src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x20.c",
2277 "src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x24.c",
2278 "src/f32-velu/gen/velu-neonfma-rr1-p6-x4.c",
2279 "src/f32-velu/gen/velu-neonfma-rr1-p6-x8.c",
2280 "src/f32-velu/gen/velu-neonfma-rr1-p6-x12.c",
2281 "src/f32-velu/gen/velu-neonfma-rr1-p6-x16.c",
2282 "src/f32-velu/gen/velu-neonfma-rr1-p6-x20.c",
2283 "src/f32-velu/gen/velu-neonfma-rr1-p6-x24.c",
Marat Dukhan99936602020-04-11 16:47:01 -07002284 "src/f32-vmulcaddc/gen/c4-minmax-neonfma-2x.c",
2285 "src/f32-vmulcaddc/gen/c8-minmax-neonfma-2x.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07002286 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x4.c",
2287 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x8.c",
2288 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x12.c",
2289 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x16.c",
2290 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x20.c",
2291 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x24.c",
2292 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x4.c",
2293 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x8.c",
2294 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x12.c",
2295 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x16.c",
2296 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x20.c",
2297 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x24.c",
2298 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x4.c",
2299 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x8.c",
2300 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x12.c",
2301 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x16.c",
2302 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x20.c",
2303 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x24.c",
2304 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x4.c",
2305 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x8.c",
2306 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x12.c",
2307 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x16.c",
2308 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x20.c",
2309 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x24.c",
2310 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x4.c",
2311 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x8.c",
2312 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x12.c",
2313 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x16.c",
2314 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x20.c",
2315 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x24.c",
2316 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x4.c",
2317 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x8.c",
2318 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x12.c",
2319 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x16.c",
2320 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x20.c",
2321 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x24.c",
2322 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x4.c",
2323 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x8.c",
2324 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x12.c",
2325 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x16.c",
2326 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x20.c",
2327 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x24.c",
2328 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x4.c",
2329 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x8.c",
2330 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x12.c",
2331 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x16.c",
2332 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x20.c",
2333 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x24.c",
2334 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x4.c",
2335 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x8.c",
2336 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x12.c",
2337 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x16.c",
2338 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x20.c",
2339 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x24.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -07002340 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x4.c",
2341 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x8.c",
2342 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x12.c",
2343 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x16.c",
2344 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x20.c",
2345 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x24.c",
2346 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x28.c",
2347 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x32.c",
2348 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x36.c",
2349 "src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x40.c",
2350 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x4.c",
2351 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x8.c",
2352 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x12.c",
2353 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x16.c",
2354 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x20.c",
2355 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x24.c",
2356 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x28.c",
2357 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x32.c",
2358 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x36.c",
2359 "src/f32-vsqrt/gen/neonfma-nr2fma1adj-x40.c",
Marat Dukhanb7633f22020-11-20 16:34:56 -08002360 "src/math/exp-neonfma-rr2-lut64-p2.c",
2361 "src/math/exp-neonfma-rr2-p5.c",
Frank Barcharde7223ee2020-12-04 19:04:01 -08002362 "src/math/expm1minus-neonfma-rr1-lut16-p3.c",
2363 "src/math/expm1minus-neonfma-rr1-p6.c",
Marat Dukhan9dd119a2020-11-20 18:20:04 -08002364 "src/math/expminus-neonfma-rr2-lut64-p2.c",
2365 "src/math/expminus-neonfma-rr2-lut2048-p1.c",
2366 "src/math/expminus-neonfma-rr2-p5.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002367 "src/math/sigmoid-neonfma-rr1-lut64-p2-nr1recps1fma.c",
2368 "src/math/sigmoid-neonfma-rr1-lut64-p2-nr2fma.c",
2369 "src/math/sigmoid-neonfma-rr1-lut64-p2-nr2recps.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002370 "src/math/sigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma.c",
2371 "src/math/sigmoid-neonfma-rr1-lut2048-p1-nr2fma.c",
2372 "src/math/sigmoid-neonfma-rr1-lut2048-p1-nr2recps.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002373 "src/math/sigmoid-neonfma-rr1-p5-nr1recps1fma.c",
2374 "src/math/sigmoid-neonfma-rr1-p5-nr2fma.c",
2375 "src/math/sigmoid-neonfma-rr1-p5-nr2recps.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002376 "src/math/sigmoid-neonfma-rr2-lut64-p2-nr1recps1fma.c",
2377 "src/math/sigmoid-neonfma-rr2-lut64-p2-nr2fma.c",
2378 "src/math/sigmoid-neonfma-rr2-lut64-p2-nr2recps.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002379 "src/math/sigmoid-neonfma-rr2-lut2048-p1-nr1recps1fma.c",
2380 "src/math/sigmoid-neonfma-rr2-lut2048-p1-nr2fma.c",
2381 "src/math/sigmoid-neonfma-rr2-lut2048-p1-nr2recps.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002382 "src/math/sigmoid-neonfma-rr2-p5-nr1recps1fma.c",
2383 "src/math/sigmoid-neonfma-rr2-p5-nr2fma.c",
2384 "src/math/sigmoid-neonfma-rr2-p5-nr2recps.c",
Marat Dukhan84000762020-06-29 18:38:43 -07002385 "src/math/sqrt-neonfma-nr1fma.c",
Marat Dukhan84000762020-06-29 18:38:43 -07002386 "src/math/sqrt-neonfma-nr1rsqrts1fma1adj.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002387 "src/math/sqrt-neonfma-nr2fma.c",
2388 "src/math/sqrt-neonfma-nr2fma1adj.c",
2389 "src/math/sqrt-neonfma-nr3fma.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002390]
2391
2392AARCH64_NEONFMA_UKERNELS = [
Marat Dukhan56b10cd2020-05-18 09:35:49 -07002393 "src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neonfma-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07002394 "src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neonfma-2x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002395 "src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neonfma-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07002396 "src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neonfma-2x2.c",
Marat Dukhan56b10cd2020-05-18 09:35:49 -07002397 "src/f32-conv-hwc/gen/3x3s2p1c3x4-neonfma-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07002398 "src/f32-conv-hwc/gen/3x3s2p1c3x4-neonfma-2x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002399 "src/f32-conv-hwc/gen/3x3s2p1c3x8-neonfma-2x1.c",
Marat Dukhance7a3f82020-05-17 21:46:44 -07002400 "src/f32-conv-hwc/gen/3x3s2p1c3x8-neonfma-2x2.c",
Marat Dukhan1f29b802020-05-15 23:46:39 -07002401 "src/f32-conv-hwc2chw/3x3s2p1c3x4-neonfma-2x2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002402 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc2.c",
2403 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc3.c",
2404 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc4.c",
Marat Dukhan1268a242020-10-24 00:36:32 -07002405 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002406 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-2x4-acc2.c",
Marat Dukhan1268a242020-10-24 00:36:32 -07002407 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-2x4.c",
2408 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-3x4.c",
2409 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-4x4.c",
2410 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-5x4.c",
2411 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-6x4.c",
Marat Dukhan82f0c322020-10-25 19:17:35 -07002412 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc2.c",
2413 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc3.c",
2414 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002415 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4.c",
Marat Dukhan82f0c322020-10-25 19:17:35 -07002416 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-2x4-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002417 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-2x4.c",
2418 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-3x4.c",
2419 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-4x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07002420 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc2.c",
2421 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc3.c",
2422 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc4.c",
2423 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc5.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002424 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07002425 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-2x4-acc2.c",
2426 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-2x4-acc3.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002427 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-2x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07002428 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-3x4-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002429 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-3x4.c",
Marat Dukhan149f0ea2020-10-26 12:50:33 -07002430 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-4x4-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002431 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-4x4.c",
2432 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-5x4.c",
Marat Dukhan30d4b252020-10-29 16:33:22 -07002433 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc2.c",
2434 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc3.c",
2435 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc4.c",
2436 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc5.c",
2437 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4.c",
2438 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-2x4-acc2.c",
2439 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-2x4-acc3.c",
2440 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-2x4.c",
Marat Dukhan30d4b252020-10-29 16:33:22 -07002441 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-3x4-acc2.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07002442 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-3x4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002443 "src/f32-gemm/gen-inc/1x8inc-minmax-neonfma-lane-ld64.c",
2444 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-lane-ld64.c",
2445 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-lane-ld128.c",
2446 "src/f32-gemm/gen-inc/5x8inc-minmax-neonfma-lane-ld64.c",
2447 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-lane-ld64.c",
2448 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-lane-ld128.c",
2449 "src/f32-gemm/gen/1x8-minmax-neonfma-lane-ld64.c",
2450 "src/f32-gemm/gen/4x2-minmax-neonfma-lane-ld64.c",
2451 "src/f32-gemm/gen/4x8-minmax-neonfma-lane-ld64.c",
2452 "src/f32-gemm/gen/4x8-minmax-neonfma-lane-ld128.c",
2453 "src/f32-gemm/gen/5x8-minmax-neonfma-lane-ld64.c",
2454 "src/f32-gemm/gen/6x8-minmax-neonfma-lane-ld64.c",
2455 "src/f32-gemm/gen/6x8-minmax-neonfma-lane-ld128.c",
2456 "src/f32-igemm/gen/1x8-minmax-neonfma-lane-ld64.c",
2457 "src/f32-igemm/gen/4x2-minmax-neonfma-lane-ld64.c",
2458 "src/f32-igemm/gen/4x4-minmax-neonfma-lane-ld64.c",
2459 "src/f32-igemm/gen/4x8-minmax-neonfma-lane-ld64.c",
2460 "src/f32-igemm/gen/4x8-minmax-neonfma-lane-ld128.c",
2461 "src/f32-igemm/gen/6x8-minmax-neonfma-lane-ld64.c",
2462 "src/f32-igemm/gen/6x8-minmax-neonfma-lane-ld128.c",
Marat Dukhan355ab432020-04-09 19:01:52 -07002463 "src/f32-spmm/gen/4x2-minmax-neonfma.c",
2464 "src/f32-spmm/gen/4x4-minmax-neonfma.c",
Marat Dukhan355ab432020-04-09 19:01:52 -07002465 "src/f32-spmm/gen/8x2-minmax-neonfma.c",
2466 "src/f32-spmm/gen/8x4-minmax-neonfma.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002467 "src/f32-spmm/gen/12x2-minmax-neonfma.c",
2468 "src/f32-spmm/gen/12x4-minmax-neonfma.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002469 "src/f32-spmm/gen/16x2-minmax-neonfma.c",
2470 "src/f32-spmm/gen/16x4-minmax-neonfma.c",
Frank Barchard846c0c62020-10-26 15:01:39 -07002471 "src/f32-spmm/gen/32x2-minmax-neonfma.c",
2472 "src/f32-spmm/gen/32x4-minmax-neonfma.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002473 "src/f32-vbinary/gen/vdiv-minmax-neon-x4.c",
2474 "src/f32-vbinary/gen/vdiv-minmax-neon-x8.c",
2475 "src/f32-vbinary/gen/vdivc-minmax-neon-x4.c",
2476 "src/f32-vbinary/gen/vdivc-minmax-neon-x8.c",
2477 "src/f32-vbinary/gen/vrdivc-minmax-neon-x4.c",
2478 "src/f32-vbinary/gen/vrdivc-minmax-neon-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07002479 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x4.c",
2480 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x8.c",
2481 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x12.c",
2482 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x16.c",
2483 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x20.c",
2484 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x24.c",
2485 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x4.c",
2486 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x8.c",
2487 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x12.c",
2488 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x16.c",
2489 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x20.c",
2490 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x24.c",
2491 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x4.c",
2492 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x8.c",
2493 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x12.c",
2494 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x16.c",
2495 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x20.c",
2496 "src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x24.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -07002497 "src/f32-vsqrt/gen/neon-sqrt-x4.c",
2498 "src/f32-vsqrt/gen/neon-sqrt-x8.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002499 "src/math/sigmoid-neonfma-rr1-lut64-p2-div.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002500 "src/math/sigmoid-neonfma-rr1-lut2048-p1-div.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002501 "src/math/sigmoid-neonfma-rr1-p5-div.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002502 "src/math/sigmoid-neonfma-rr2-lut64-p2-div.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002503 "src/math/sigmoid-neonfma-rr2-lut2048-p1-div.c",
Marat Dukhan77221d32020-01-06 10:04:39 -08002504 "src/math/sigmoid-neonfma-rr2-p5-div.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002505]
2506
Marat Dukhan8853b822020-05-07 12:19:01 -07002507NEONV8_UKERNELS = [
Marat Dukhaneecf8fd2020-06-09 08:59:37 -07002508 "src/f32-vrnd/gen/vrndd-neonv8-x4.c",
2509 "src/f32-vrnd/gen/vrndd-neonv8-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002510 "src/f32-vrnd/gen/vrndne-neonv8-x4.c",
2511 "src/f32-vrnd/gen/vrndne-neonv8-x8.c",
2512 "src/f32-vrnd/gen/vrndu-neonv8-x4.c",
2513 "src/f32-vrnd/gen/vrndu-neonv8-x8.c",
2514 "src/f32-vrnd/gen/vrndz-neonv8-x4.c",
2515 "src/f32-vrnd/gen/vrndz-neonv8-x8.c",
Marat Dukhanc9852ba2020-05-13 17:21:29 -07002516 "src/math/roundd-neonv8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002517 "src/math/roundne-neonv8.c",
Marat Dukhanc9852ba2020-05-13 17:21:29 -07002518 "src/math/roundu-neonv8.c",
Marat Dukhan2dbb9442020-05-12 20:43:43 -07002519 "src/math/roundz-neonv8.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07002520 "src/qc8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07002521 "src/qc8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07002522 "src/qc8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07002523 "src/qc8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07002524 "src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07002525 "src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul16.c",
Marat Dukhan4ba70b72021-07-19 11:20:16 -07002526 "src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul8.c",
Marat Dukhan59af5812021-06-29 18:09:57 -07002527 "src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul16.c",
2528 "src/qc8-dwconv/gen/up24x9-minmax-fp32-neonv8-mul16.c",
2529 "src/qc8-dwconv/gen/up24x25-minmax-fp32-neonv8-mul16.c",
2530 "src/qc8-dwconv/gen/up32x9-minmax-fp32-neonv8-mul16.c",
2531 "src/qc8-dwconv/gen/up32x25-minmax-fp32-neonv8-mul16.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002532 "src/qc8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07002533 "src/qc8-gemm/gen/1x8c8-minmax-fp32-neonv8-mlal-padal.c",
2534 "src/qc8-gemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002535 "src/qc8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07002536 "src/qc8-gemm/gen/2x8c8-minmax-fp32-neonv8-mlal-padal.c",
2537 "src/qc8-gemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002538 "src/qc8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07002539 "src/qc8-igemm/gen/1x8c8-minmax-fp32-neonv8-mlal-padal.c",
2540 "src/qc8-igemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002541 "src/qc8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Marat Dukhane76478b2021-06-28 16:35:40 -07002542 "src/qc8-igemm/gen/2x8c8-minmax-fp32-neonv8-mlal-padal.c",
2543 "src/qc8-igemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002544 "src/qs8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul16.c",
2545 "src/qs8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul16.c",
2546 "src/qs8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul16.c",
2547 "src/qs8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul16.c",
2548 "src/qs8-dwconv/gen/up24x9-minmax-fp32-neonv8-mul16.c",
2549 "src/qs8-dwconv/gen/up24x25-minmax-fp32-neonv8-mul16.c",
2550 "src/qs8-dwconv/gen/up32x9-minmax-fp32-neonv8-mul16.c",
2551 "src/qs8-dwconv/gen/up32x25-minmax-fp32-neonv8-mul16.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002552 "src/qs8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002553 "src/qs8-gemm/gen/1x8c8-minmax-fp32-neonv8-mlal-padal.c",
2554 "src/qs8-gemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002555 "src/qs8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002556 "src/qs8-gemm/gen/2x8c8-minmax-fp32-neonv8-mlal-padal.c",
2557 "src/qs8-gemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002558 "src/qs8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002559 "src/qs8-igemm/gen/1x8c8-minmax-fp32-neonv8-mlal-padal.c",
2560 "src/qs8-igemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan14f325e2021-06-30 18:46:25 -07002561 "src/qs8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-padal-dup.c",
Frank Barcharda03020a2021-06-28 15:44:06 -07002562 "src/qs8-igemm/gen/2x8c8-minmax-fp32-neonv8-mlal-padal.c",
2563 "src/qs8-igemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan605696a2021-07-15 18:01:30 -07002564 "src/qu8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul16.c",
2565 "src/qu8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul16.c",
2566 "src/qu8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul16.c",
2567 "src/qu8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul16.c",
2568 "src/qu8-dwconv/gen/up24x9-minmax-fp32-neonv8-mul16.c",
2569 "src/qu8-dwconv/gen/up24x25-minmax-fp32-neonv8-mul16.c",
2570 "src/qu8-dwconv/gen/up32x9-minmax-fp32-neonv8-mul16.c",
2571 "src/qu8-dwconv/gen/up32x25-minmax-fp32-neonv8-mul16.c",
Marat Dukhan69c8a292021-07-14 19:34:56 -07002572 "src/qu8-gemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c",
2573 "src/qu8-gemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c",
2574 "src/qu8-igemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c",
2575 "src/qu8-igemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c",
Marat Dukhan8853b822020-05-07 12:19:01 -07002576]
2577
Marat Dukhan08c4a432019-10-03 09:29:21 -07002578AARCH64_NEONFP16ARITH_UKERNELS = [
Frank Barchard5a599a62020-06-04 20:12:44 -07002579 "src/f16-dwconv/gen/up8x4-minmax-neonfp16arith-acc2.c",
2580 "src/f16-dwconv/gen/up8x4-minmax-neonfp16arith.c",
2581 "src/f16-dwconv/gen/up8x9-minmax-neonfp16arith-acc2.c",
2582 "src/f16-dwconv/gen/up8x9-minmax-neonfp16arith.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002583 "src/f16-dwconv/gen/up8x25-minmax-neonfp16arith-acc2.c",
2584 "src/f16-dwconv/gen/up8x25-minmax-neonfp16arith.c",
2585 "src/f16-dwconv/gen/up16x4-minmax-neonfp16arith-acc2.c",
2586 "src/f16-dwconv/gen/up16x4-minmax-neonfp16arith.c",
2587 "src/f16-dwconv/gen/up16x9-minmax-neonfp16arith-acc2.c",
2588 "src/f16-dwconv/gen/up16x9-minmax-neonfp16arith.c",
2589 "src/f16-dwconv/gen/up16x25-minmax-neonfp16arith-acc2.c",
2590 "src/f16-dwconv/gen/up16x25-minmax-neonfp16arith.c",
Frank Barchard0bb49a72020-06-04 11:35:11 -07002591 "src/f16-gavgpool/7p7x-minmax-neonfp16arith-c8.c",
2592 "src/f16-gavgpool/7x-minmax-neonfp16arith-c8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002593 "src/f16-gemm/gen-inc/1x8inc-minmax-neonfp16arith-ld64.c",
2594 "src/f16-gemm/gen-inc/1x16inc-minmax-neonfp16arith-ld64.c",
2595 "src/f16-gemm/gen-inc/4x8inc-minmax-neonfp16arith-ld64.c",
2596 "src/f16-gemm/gen-inc/4x16inc-minmax-neonfp16arith-ld64.c",
2597 "src/f16-gemm/gen-inc/6x8inc-minmax-neonfp16arith-ld64.c",
2598 "src/f16-gemm/gen-inc/6x16inc-minmax-neonfp16arith-ld64.c",
2599 "src/f16-gemm/gen-inc/8x8inc-minmax-neonfp16arith-ld64.c",
2600 "src/f16-gemm/gen-inc/8x16inc-minmax-neonfp16arith-ld64.c",
2601 "src/f16-gemm/gen/1x8-minmax-neonfp16arith-ld64.c",
2602 "src/f16-gemm/gen/1x16-minmax-neonfp16arith-ld64.c",
2603 "src/f16-gemm/gen/4x8-minmax-neonfp16arith-ld64.c",
2604 "src/f16-gemm/gen/4x16-minmax-neonfp16arith-ld64.c",
2605 "src/f16-gemm/gen/6x8-minmax-neonfp16arith-ld64.c",
2606 "src/f16-gemm/gen/6x16-minmax-neonfp16arith-ld64.c",
2607 "src/f16-gemm/gen/8x8-minmax-neonfp16arith-ld64.c",
2608 "src/f16-gemm/gen/8x16-minmax-neonfp16arith-ld64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002609 "src/f16-igemm/gen/1x8-minmax-neonfp16arith-ld64.c",
2610 "src/f16-igemm/gen/1x16-minmax-neonfp16arith-ld64.c",
2611 "src/f16-igemm/gen/4x8-minmax-neonfp16arith-ld64.c",
2612 "src/f16-igemm/gen/4x16-minmax-neonfp16arith-ld64.c",
2613 "src/f16-igemm/gen/6x8-minmax-neonfp16arith-ld64.c",
2614 "src/f16-igemm/gen/6x16-minmax-neonfp16arith-ld64.c",
2615 "src/f16-igemm/gen/8x8-minmax-neonfp16arith-ld64.c",
2616 "src/f16-igemm/gen/8x16-minmax-neonfp16arith-ld64.c",
Frank Barchardb1966592020-05-12 13:47:06 -07002617 "src/f16-prelu/gen/neonfp16arith-2x8.c",
Frank Barcharda5316982020-07-23 13:19:28 -07002618 "src/f16-prelu/gen/neonfp16arith-2x16.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07002619 "src/f16-spmm/gen/8x1-minmax-neonfp16arith-x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002620 "src/f16-spmm/gen/8x1-minmax-neonfp16arith.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07002621 "src/f16-spmm/gen/16x1-minmax-neonfp16arith-x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002622 "src/f16-spmm/gen/16x1-minmax-neonfp16arith.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07002623 "src/f16-spmm/gen/24x1-minmax-neonfp16arith-x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002624 "src/f16-spmm/gen/24x1-minmax-neonfp16arith.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07002625 "src/f16-spmm/gen/32x1-minmax-neonfp16arith-x2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002626 "src/f16-spmm/gen/32x1-minmax-neonfp16arith.c",
2627 "src/f16-vbinary/gen/vadd-minmax-neonfp16arith-x8.c",
2628 "src/f16-vbinary/gen/vadd-minmax-neonfp16arith-x16.c",
2629 "src/f16-vbinary/gen/vaddc-minmax-neonfp16arith-x8.c",
2630 "src/f16-vbinary/gen/vaddc-minmax-neonfp16arith-x16.c",
2631 "src/f16-vbinary/gen/vdiv-minmax-neonfp16arith-x8.c",
2632 "src/f16-vbinary/gen/vdiv-minmax-neonfp16arith-x16.c",
2633 "src/f16-vbinary/gen/vdivc-minmax-neonfp16arith-x8.c",
2634 "src/f16-vbinary/gen/vdivc-minmax-neonfp16arith-x16.c",
2635 "src/f16-vbinary/gen/vmax-neonfp16arith-x8.c",
2636 "src/f16-vbinary/gen/vmax-neonfp16arith-x16.c",
2637 "src/f16-vbinary/gen/vmaxc-neonfp16arith-x8.c",
2638 "src/f16-vbinary/gen/vmaxc-neonfp16arith-x16.c",
2639 "src/f16-vbinary/gen/vmin-neonfp16arith-x8.c",
2640 "src/f16-vbinary/gen/vmin-neonfp16arith-x16.c",
2641 "src/f16-vbinary/gen/vminc-neonfp16arith-x8.c",
2642 "src/f16-vbinary/gen/vminc-neonfp16arith-x16.c",
2643 "src/f16-vbinary/gen/vmul-minmax-neonfp16arith-x8.c",
2644 "src/f16-vbinary/gen/vmul-minmax-neonfp16arith-x16.c",
2645 "src/f16-vbinary/gen/vmulc-minmax-neonfp16arith-x8.c",
2646 "src/f16-vbinary/gen/vmulc-minmax-neonfp16arith-x16.c",
2647 "src/f16-vbinary/gen/vrdivc-minmax-neonfp16arith-x8.c",
2648 "src/f16-vbinary/gen/vrdivc-minmax-neonfp16arith-x16.c",
2649 "src/f16-vbinary/gen/vrsubc-minmax-neonfp16arith-x8.c",
2650 "src/f16-vbinary/gen/vrsubc-minmax-neonfp16arith-x16.c",
2651 "src/f16-vbinary/gen/vsub-minmax-neonfp16arith-x8.c",
2652 "src/f16-vbinary/gen/vsub-minmax-neonfp16arith-x16.c",
2653 "src/f16-vbinary/gen/vsubc-minmax-neonfp16arith-x8.c",
2654 "src/f16-vbinary/gen/vsubc-minmax-neonfp16arith-x16.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07002655 "src/f16-vclamp/gen/vclamp-neonfp16arith-x8.c",
2656 "src/f16-vclamp/gen/vclamp-neonfp16arith-x16.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07002657 "src/f16-vhswish/gen/vhswish-neonfp16arith-x8.c",
2658 "src/f16-vhswish/gen/vhswish-neonfp16arith-x16.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002659 "src/f16-vmulcaddc/gen/c8-minmax-neonfp16arith-2x.c",
2660 "src/f16-vmulcaddc/gen/c16-minmax-neonfp16arith-2x.c",
Frank Barchardd4416d62021-05-17 15:51:37 -07002661 "src/f16-vrelu/gen/vrelu-neonfp16arith-x8.c",
2662 "src/f16-vrelu/gen/vrelu-neonfp16arith-x16.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002663]
2664
Benoit Jacoba9644732020-08-13 12:48:55 -07002665NEONDOT_UKERNELS = [
Marat Dukhane76478b2021-06-28 16:35:40 -07002666 "src/qc8-gemm/gen/1x8c4-minmax-fp32-neondot.c",
2667 "src/qc8-gemm/gen/1x16c4-minmax-fp32-neondot.c",
2668 "src/qc8-gemm/gen/4x8c4-minmax-fp32-neondot.c",
2669 "src/qc8-gemm/gen/4x16c4-minmax-fp32-neondot.c",
2670 "src/qc8-gemm/gen/6x8c4-minmax-fp32-neondot.c",
2671 "src/qc8-gemm/gen/6x16c4-minmax-fp32-neondot.c",
2672 "src/qc8-gemm/gen/8x8c4-minmax-fp32-neondot.c",
2673 "src/qc8-gemm/gen/8x16c4-minmax-fp32-neondot.c",
2674 "src/qc8-igemm/gen/1x8c4-minmax-fp32-neondot.c",
2675 "src/qc8-igemm/gen/1x16c4-minmax-fp32-neondot.c",
2676 "src/qc8-igemm/gen/4x8c4-minmax-fp32-neondot.c",
2677 "src/qc8-igemm/gen/4x16c4-minmax-fp32-neondot.c",
2678 "src/qc8-igemm/gen/6x8c4-minmax-fp32-neondot.c",
2679 "src/qc8-igemm/gen/6x16c4-minmax-fp32-neondot.c",
2680 "src/qc8-igemm/gen/8x8c4-minmax-fp32-neondot.c",
2681 "src/qc8-igemm/gen/8x16c4-minmax-fp32-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002682 "src/qs8-gemm/gen/1x8c4-minmax-fp32-neondot.c",
2683 "src/qs8-gemm/gen/1x8c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002684 "src/qs8-gemm/gen/1x8c4-minmax-rndnu-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002685 "src/qs8-gemm/gen/1x16c4-minmax-fp32-neondot.c",
2686 "src/qs8-gemm/gen/1x16c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002687 "src/qs8-gemm/gen/1x16c4-minmax-rndnu-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002688 "src/qs8-gemm/gen/4x8c4-minmax-fp32-neondot.c",
2689 "src/qs8-gemm/gen/4x8c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002690 "src/qs8-gemm/gen/4x8c4-minmax-rndnu-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002691 "src/qs8-gemm/gen/4x16c4-minmax-fp32-neondot.c",
2692 "src/qs8-gemm/gen/4x16c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002693 "src/qs8-gemm/gen/4x16c4-minmax-rndnu-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002694 "src/qs8-gemm/gen/6x8c4-minmax-fp32-neondot.c",
2695 "src/qs8-gemm/gen/6x8c4-minmax-gemmlowp-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002696 "src/qs8-gemm/gen/6x16c4-minmax-fp32-neondot.c",
2697 "src/qs8-gemm/gen/6x16c4-minmax-gemmlowp-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002698 "src/qs8-gemm/gen/8x8c4-minmax-fp32-neondot.c",
2699 "src/qs8-gemm/gen/8x8c4-minmax-gemmlowp-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002700 "src/qs8-gemm/gen/8x16c4-minmax-fp32-neondot.c",
2701 "src/qs8-gemm/gen/8x16c4-minmax-gemmlowp-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002702 "src/qs8-igemm/gen/1x8c4-minmax-fp32-neondot.c",
2703 "src/qs8-igemm/gen/1x8c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002704 "src/qs8-igemm/gen/1x8c4-minmax-rndnu-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002705 "src/qs8-igemm/gen/1x16c4-minmax-fp32-neondot.c",
2706 "src/qs8-igemm/gen/1x16c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002707 "src/qs8-igemm/gen/1x16c4-minmax-rndnu-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002708 "src/qs8-igemm/gen/4x8c4-minmax-fp32-neondot.c",
2709 "src/qs8-igemm/gen/4x8c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002710 "src/qs8-igemm/gen/4x8c4-minmax-rndnu-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002711 "src/qs8-igemm/gen/4x16c4-minmax-fp32-neondot.c",
2712 "src/qs8-igemm/gen/4x16c4-minmax-gemmlowp-neondot.c",
Marat Dukhane903dff2021-07-16 19:43:41 -07002713 "src/qs8-igemm/gen/4x16c4-minmax-rndnu-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002714 "src/qs8-igemm/gen/6x8c4-minmax-fp32-neondot.c",
2715 "src/qs8-igemm/gen/6x8c4-minmax-gemmlowp-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002716 "src/qs8-igemm/gen/6x16c4-minmax-fp32-neondot.c",
2717 "src/qs8-igemm/gen/6x16c4-minmax-gemmlowp-neondot.c",
Marat Dukhan18630de2021-06-02 22:20:01 -07002718 "src/qs8-igemm/gen/8x8c4-minmax-fp32-neondot.c",
2719 "src/qs8-igemm/gen/8x8c4-minmax-gemmlowp-neondot.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002720 "src/qs8-igemm/gen/8x16c4-minmax-fp32-neondot.c",
2721 "src/qs8-igemm/gen/8x16c4-minmax-gemmlowp-neondot.c",
Benoit Jacoba9644732020-08-13 12:48:55 -07002722]
2723
Marat Dukhan08c4a432019-10-03 09:29:21 -07002724SSE_UKERNELS = [
Marat Dukhan99936602020-04-11 16:47:01 -07002725 "src/f32-avgpool/9p8x-minmax-sse-c4.c",
2726 "src/f32-avgpool/9x-minmax-sse-c4.c",
Erich Elsenb1233402020-06-08 15:53:15 -07002727 "src/f32-conv-hwc2chw/3x3s2p1c3x4-sse-1x1.c",
2728 "src/f32-conv-hwc2chw/3x3s2p1c3x4-sse-2x2.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002729 "src/f32-dwconv/gen/up4x4-minmax-sse-acc2.c",
2730 "src/f32-dwconv/gen/up4x4-minmax-sse.c",
2731 "src/f32-dwconv/gen/up4x9-minmax-sse-acc2.c",
2732 "src/f32-dwconv/gen/up4x9-minmax-sse.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002733 "src/f32-dwconv/gen/up4x25-minmax-sse-acc2.c",
2734 "src/f32-dwconv/gen/up4x25-minmax-sse.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002735 "src/f32-dwconv/gen/up8x4-minmax-sse-acc2.c",
2736 "src/f32-dwconv/gen/up8x4-minmax-sse.c",
2737 "src/f32-dwconv/gen/up8x9-minmax-sse-acc2.c",
2738 "src/f32-dwconv/gen/up8x9-minmax-sse.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002739 "src/f32-dwconv/gen/up8x25-minmax-sse-acc2.c",
2740 "src/f32-dwconv/gen/up8x25-minmax-sse.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002741 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4-acc2.c",
2742 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4-acc3.c",
2743 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4-acc4.c",
Marat Dukhan470078a2020-10-23 22:36:52 -07002744 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002745 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-2x4-acc2.c",
Marat Dukhan470078a2020-10-23 22:36:52 -07002746 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-2x4.c",
2747 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-3x4.c",
2748 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-4x4.c",
2749 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-5x4.c",
2750 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-6x4.c",
Marat Dukhan0ff97182020-10-25 19:14:03 -07002751 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4-acc2.c",
2752 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4-acc3.c",
2753 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4-acc4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002754 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4.c",
Marat Dukhan0ff97182020-10-25 19:14:03 -07002755 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-2x4-acc2.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07002756 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-2x4.c",
2757 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-3x4.c",
2758 "src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-4x4.c",
Marat Dukhand0503892020-10-30 08:22:04 -07002759 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc2.c",
2760 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc3.c",
2761 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc4.c",
2762 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc5.c",
2763 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4.c",
2764 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-2x4-acc2.c",
2765 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-2x4-acc3.c",
2766 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-2x4.c",
2767 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-3x4-acc2.c",
2768 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-3x4.c",
2769 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-4x4-acc2.c",
2770 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-4x4.c",
2771 "src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-5x4.c",
Marat Dukhanccca2142020-10-30 17:32:45 -07002772 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc2.c",
2773 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc3.c",
2774 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc4.c",
2775 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc5.c",
2776 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4.c",
2777 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-2x4-acc2.c",
2778 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-2x4-acc3.c",
2779 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-2x4.c",
Marat Dukhanccca2142020-10-30 17:32:45 -07002780 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-3x4-acc2.c",
Frank Barchard8ef44cd2020-11-03 12:30:23 -08002781 "src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-3x4.c",
Marat Dukhan1f29b802020-05-15 23:46:39 -07002782 "src/f32-gavgpool-cw/sse-x4.c",
Marat Dukhan99936602020-04-11 16:47:01 -07002783 "src/f32-gavgpool/7p7x-minmax-sse-c4.c",
2784 "src/f32-gavgpool/7x-minmax-sse-c4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002785 "src/f32-gemm/gen-inc/1x8inc-minmax-sse-dup.c",
2786 "src/f32-gemm/gen-inc/1x8inc-minmax-sse-load1.c",
2787 "src/f32-gemm/gen-inc/1x8s4inc-minmax-sse.c",
Marat Dukhan802fcae2020-12-11 14:37:25 -08002788 "src/f32-gemm/gen-inc/3x8inc-minmax-sse-dup.c",
2789 "src/f32-gemm/gen-inc/3x8inc-minmax-sse-load1.c",
2790 "src/f32-gemm/gen-inc/3x8s4inc-minmax-sse.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002791 "src/f32-gemm/gen-inc/4x8inc-minmax-sse-dup.c",
2792 "src/f32-gemm/gen-inc/4x8inc-minmax-sse-load1.c",
2793 "src/f32-gemm/gen-inc/4x8s4inc-minmax-sse.c",
Marat Dukhan802fcae2020-12-11 14:37:25 -08002794 "src/f32-gemm/gen-inc/5x8inc-minmax-sse-dup.c",
2795 "src/f32-gemm/gen-inc/5x8inc-minmax-sse-load1.c",
2796 "src/f32-gemm/gen-inc/5x8s4inc-minmax-sse.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002797 "src/f32-gemm/gen/1x8-minmax-sse-dup.c",
2798 "src/f32-gemm/gen/1x8-minmax-sse-load1.c",
2799 "src/f32-gemm/gen/1x8s4-minmax-sse.c",
Marat Dukhan802fcae2020-12-11 14:37:25 -08002800 "src/f32-gemm/gen/3x8-minmax-sse-dup.c",
2801 "src/f32-gemm/gen/3x8-minmax-sse-load1.c",
2802 "src/f32-gemm/gen/3x8s4-minmax-sse.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002803 "src/f32-gemm/gen/4x2c4-minmax-sse.c",
2804 "src/f32-gemm/gen/4x8-minmax-sse-dup.c",
2805 "src/f32-gemm/gen/4x8-minmax-sse-load1.c",
2806 "src/f32-gemm/gen/4x8s4-minmax-sse.c",
Marat Dukhan802fcae2020-12-11 14:37:25 -08002807 "src/f32-gemm/gen/5x8-minmax-sse-dup.c",
2808 "src/f32-gemm/gen/5x8-minmax-sse-load1.c",
2809 "src/f32-gemm/gen/5x8s4-minmax-sse.c",
Artsiom Ablavatskib3ffd582021-03-31 13:00:08 -07002810 "src/f32-ibilinear-chw/gen/sse-p4.c",
2811 "src/f32-ibilinear-chw/gen/sse-p8.c",
Frank Barchard4a352042021-04-13 15:52:08 -07002812 "src/f32-ibilinear/gen/sse-c4.c",
2813 "src/f32-ibilinear/gen/sse-c8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002814 "src/f32-igemm/gen/1x8-minmax-sse-dup.c",
2815 "src/f32-igemm/gen/1x8-minmax-sse-load1.c",
2816 "src/f32-igemm/gen/1x8s4-minmax-sse.c",
Marat Dukhan802fcae2020-12-11 14:37:25 -08002817 "src/f32-igemm/gen/3x8-minmax-sse-dup.c",
2818 "src/f32-igemm/gen/3x8-minmax-sse-load1.c",
2819 "src/f32-igemm/gen/3x8s4-minmax-sse.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002820 "src/f32-igemm/gen/4x2c4-minmax-sse.c",
2821 "src/f32-igemm/gen/4x8-minmax-sse-dup.c",
2822 "src/f32-igemm/gen/4x8-minmax-sse-load1.c",
2823 "src/f32-igemm/gen/4x8s4-minmax-sse.c",
Marat Dukhan802fcae2020-12-11 14:37:25 -08002824 "src/f32-igemm/gen/5x8-minmax-sse-dup.c",
2825 "src/f32-igemm/gen/5x8-minmax-sse-load1.c",
2826 "src/f32-igemm/gen/5x8s4-minmax-sse.c",
Marat Dukhan99936602020-04-11 16:47:01 -07002827 "src/f32-maxpool/9p8x-minmax-sse-c4.c",
2828 "src/f32-pavgpool/9p8x-minmax-sse-c4.c",
2829 "src/f32-pavgpool/9x-minmax-sse-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07002830 "src/f32-ppmm/gen/4x8-minmax-sse.c",
Marat Dukhan39b5e942020-06-24 15:03:48 -07002831 "src/f32-prelu/gen/sse-2x4.c",
2832 "src/f32-prelu/gen/sse-2x8.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002833 "src/f32-rmax/sse.c",
Marat Dukhan355ab432020-04-09 19:01:52 -07002834 "src/f32-spmm/gen/4x1-minmax-sse.c",
2835 "src/f32-spmm/gen/8x1-minmax-sse.c",
Erich Elsen6e80fdc2020-06-09 15:35:37 -07002836 "src/f32-spmm/gen/16x1-minmax-sse.c",
Frank Barchard846c0c62020-10-26 15:01:39 -07002837 "src/f32-spmm/gen/32x1-minmax-sse.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07002838 "src/f32-vbinary/gen/vadd-minmax-sse-x4.c",
2839 "src/f32-vbinary/gen/vadd-minmax-sse-x8.c",
2840 "src/f32-vbinary/gen/vaddc-minmax-sse-x4.c",
2841 "src/f32-vbinary/gen/vaddc-minmax-sse-x8.c",
2842 "src/f32-vbinary/gen/vdiv-minmax-sse-x4.c",
2843 "src/f32-vbinary/gen/vdiv-minmax-sse-x8.c",
2844 "src/f32-vbinary/gen/vdivc-minmax-sse-x4.c",
2845 "src/f32-vbinary/gen/vdivc-minmax-sse-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -08002846 "src/f32-vbinary/gen/vmax-sse-x4.c",
2847 "src/f32-vbinary/gen/vmax-sse-x8.c",
2848 "src/f32-vbinary/gen/vmaxc-sse-x4.c",
2849 "src/f32-vbinary/gen/vmaxc-sse-x8.c",
2850 "src/f32-vbinary/gen/vmin-sse-x4.c",
2851 "src/f32-vbinary/gen/vmin-sse-x8.c",
2852 "src/f32-vbinary/gen/vminc-sse-x4.c",
2853 "src/f32-vbinary/gen/vminc-sse-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07002854 "src/f32-vbinary/gen/vmul-minmax-sse-x4.c",
2855 "src/f32-vbinary/gen/vmul-minmax-sse-x8.c",
2856 "src/f32-vbinary/gen/vmulc-minmax-sse-x4.c",
2857 "src/f32-vbinary/gen/vmulc-minmax-sse-x8.c",
2858 "src/f32-vbinary/gen/vrdivc-minmax-sse-x4.c",
2859 "src/f32-vbinary/gen/vrdivc-minmax-sse-x8.c",
2860 "src/f32-vbinary/gen/vrsubc-minmax-sse-x4.c",
2861 "src/f32-vbinary/gen/vrsubc-minmax-sse-x8.c",
Marat Dukhan13bafb02020-06-05 00:43:11 -07002862 "src/f32-vbinary/gen/vsqrdiff-sse-x4.c",
2863 "src/f32-vbinary/gen/vsqrdiff-sse-x8.c",
2864 "src/f32-vbinary/gen/vsqrdiffc-sse-x4.c",
2865 "src/f32-vbinary/gen/vsqrdiffc-sse-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07002866 "src/f32-vbinary/gen/vsub-minmax-sse-x4.c",
2867 "src/f32-vbinary/gen/vsub-minmax-sse-x8.c",
2868 "src/f32-vbinary/gen/vsubc-minmax-sse-x4.c",
2869 "src/f32-vbinary/gen/vsubc-minmax-sse-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07002870 "src/f32-vclamp/gen/vclamp-sse-x4.c",
2871 "src/f32-vclamp/gen/vclamp-sse-x8.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07002872 "src/f32-vhswish/gen/vhswish-sse-x4.c",
2873 "src/f32-vhswish/gen/vhswish-sse-x8.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -07002874 "src/f32-vlrelu/gen/vlrelu-sse-x4.c",
2875 "src/f32-vlrelu/gen/vlrelu-sse-x8.c",
Marat Dukhan99936602020-04-11 16:47:01 -07002876 "src/f32-vmulcaddc/gen/c4-minmax-sse-2x.c",
2877 "src/f32-vmulcaddc/gen/c8-minmax-sse-2x.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07002878 "src/f32-vrelu/gen/vrelu-sse-x4.c",
2879 "src/f32-vrelu/gen/vrelu-sse-x8.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -07002880 "src/f32-vsqrt/gen/sse-sqrt-x4.c",
2881 "src/f32-vsqrt/gen/sse-sqrt-x8.c",
Marat Dukhan5020b962020-06-08 13:30:10 -07002882 "src/f32-vunary/gen/vabs-sse-x4.c",
2883 "src/f32-vunary/gen/vabs-sse-x8.c",
2884 "src/f32-vunary/gen/vneg-sse-x4.c",
2885 "src/f32-vunary/gen/vneg-sse-x8.c",
2886 "src/f32-vunary/gen/vsqr-sse-x4.c",
2887 "src/f32-vunary/gen/vsqr-sse-x8.c",
Marat Dukhanc9852ba2020-05-13 17:21:29 -07002888 "src/math/roundd-sse-addsub.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002889 "src/math/roundne-sse-addsub.c",
Marat Dukhanc9852ba2020-05-13 17:21:29 -07002890 "src/math/roundu-sse-addsub.c",
Marat Dukhan2dbb9442020-05-12 20:43:43 -07002891 "src/math/roundz-sse-addsub.c",
Marat Dukhan84000762020-06-29 18:38:43 -07002892 "src/math/sqrt-sse-hh1mac.c",
2893 "src/math/sqrt-sse-nr1mac.c",
2894 "src/math/sqrt-sse-nr2mac.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002895 "src/x32-fill/sse.c",
2896 "src/x32-packx/x4-sse.c",
2897 "src/x32-pad/sse.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07002898]
2899
2900SSE2_UKERNELS = [
Marat Dukhan329da642019-11-19 21:44:39 -08002901 "src/f32-argmaxpool/4x-sse2-c4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002902 "src/f32-argmaxpool/9p8x-sse2-c4.c",
Marat Dukhan329da642019-11-19 21:44:39 -08002903 "src/f32-argmaxpool/9x-sse2-c4.c",
Marat Dukhan802fcae2020-12-11 14:37:25 -08002904 "src/f32-gemm/gen-inc/1x8inc-minmax-sse2-dup.c",
2905 "src/f32-gemm/gen-inc/3x8inc-minmax-sse2-dup.c",
2906 "src/f32-gemm/gen-inc/4x8inc-minmax-sse2-dup.c",
2907 "src/f32-gemm/gen-inc/5x8inc-minmax-sse2-dup.c",
2908 "src/f32-gemm/gen/1x8-minmax-sse2-dup.c",
2909 "src/f32-gemm/gen/3x8-minmax-sse2-dup.c",
2910 "src/f32-gemm/gen/4x8-minmax-sse2-dup.c",
2911 "src/f32-gemm/gen/5x8-minmax-sse2-dup.c",
2912 "src/f32-igemm/gen/1x8-minmax-sse2-dup.c",
2913 "src/f32-igemm/gen/3x8-minmax-sse2-dup.c",
2914 "src/f32-igemm/gen/4x8-minmax-sse2-dup.c",
2915 "src/f32-igemm/gen/5x8-minmax-sse2-dup.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -08002916 "src/f32-prelu/gen/sse2-2x4.c",
2917 "src/f32-prelu/gen/sse2-2x8.c",
Marat Dukhanb39689d2020-01-24 13:32:20 -08002918 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x4.c",
Marat Dukhanb39689d2020-01-24 13:32:20 -08002919 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x8-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002920 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x8.c",
Marat Dukhanb39689d2020-01-24 13:32:20 -08002921 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x12-acc2.c",
2922 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x12-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002923 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x12.c",
Marat Dukhanb39689d2020-01-24 13:32:20 -08002924 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x16-acc2.c",
2925 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x16-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002926 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x16.c",
Marat Dukhanb39689d2020-01-24 13:32:20 -08002927 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x20-acc2.c",
2928 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x20-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002929 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x20.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08002930 "src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x4.c",
2931 "src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x8.c",
2932 "src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x12.c",
2933 "src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x16.c",
2934 "src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x20.c",
2935 "src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x24.c",
2936 "src/f32-velu/gen/velu-sse2-rr2-p6-x4.c",
2937 "src/f32-velu/gen/velu-sse2-rr2-p6-x8.c",
2938 "src/f32-velu/gen/velu-sse2-rr2-p6-x12.c",
2939 "src/f32-velu/gen/velu-sse2-rr2-p6-x16.c",
2940 "src/f32-velu/gen/velu-sse2-rr2-p6-x20.c",
2941 "src/f32-velu/gen/velu-sse2-rr2-p6-x24.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -07002942 "src/f32-vlrelu/gen/vlrelu-sse2-x4.c",
2943 "src/f32-vlrelu/gen/vlrelu-sse2-x8.c",
Marat Dukhaneecf8fd2020-06-09 08:59:37 -07002944 "src/f32-vrnd/gen/vrndd-sse2-x4.c",
2945 "src/f32-vrnd/gen/vrndd-sse2-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002946 "src/f32-vrnd/gen/vrndne-sse2-x4.c",
2947 "src/f32-vrnd/gen/vrndne-sse2-x8.c",
2948 "src/f32-vrnd/gen/vrndu-sse2-x4.c",
2949 "src/f32-vrnd/gen/vrndu-sse2-x8.c",
2950 "src/f32-vrnd/gen/vrndz-sse2-x4.c",
2951 "src/f32-vrnd/gen/vrndz-sse2-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07002952 "src/f32-vsigmoid/gen/vsigmoid-sse2-lut64-p2-div-x4.c",
2953 "src/f32-vsigmoid/gen/vsigmoid-sse2-lut64-p2-div-x8.c",
2954 "src/f32-vsigmoid/gen/vsigmoid-sse2-lut64-p2-div-x12.c",
2955 "src/f32-vsigmoid/gen/vsigmoid-sse2-lut64-p2-div-x16.c",
2956 "src/f32-vsigmoid/gen/vsigmoid-sse2-lut64-p2-div-x20.c",
2957 "src/f32-vsigmoid/gen/vsigmoid-sse2-lut64-p2-div-x24.c",
2958 "src/f32-vsigmoid/gen/vsigmoid-sse2-p5-div-x4.c",
2959 "src/f32-vsigmoid/gen/vsigmoid-sse2-p5-div-x8.c",
2960 "src/f32-vsigmoid/gen/vsigmoid-sse2-p5-div-x12.c",
2961 "src/f32-vsigmoid/gen/vsigmoid-sse2-p5-div-x16.c",
2962 "src/f32-vsigmoid/gen/vsigmoid-sse2-p5-div-x20.c",
2963 "src/f32-vsigmoid/gen/vsigmoid-sse2-p5-div-x24.c",
Marat Dukhanb7633f22020-11-20 16:34:56 -08002964 "src/math/exp-sse2-rr2-lut64-p2.c",
2965 "src/math/exp-sse2-rr2-p5.c",
Marat Dukhande390d42020-11-29 19:32:18 -08002966 "src/math/expm1minus-sse2-rr2-lut16-p3.c",
Marat Dukhana438aca2020-11-20 15:45:01 -08002967 "src/math/expm1minus-sse2-rr2-p6.c",
Frank Barchard3b800452020-11-22 12:12:35 -08002968 "src/math/expminus-sse2-rr2-p5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07002969 "src/math/roundd-sse2-cvt.c",
2970 "src/math/roundne-sse2-cvt.c",
2971 "src/math/roundu-sse2-cvt.c",
2972 "src/math/roundz-sse2-cvt.c",
2973 "src/math/sigmoid-sse2-rr2-lut64-p2-div.c",
2974 "src/math/sigmoid-sse2-rr2-lut64-p2-nr1.c",
2975 "src/math/sigmoid-sse2-rr2-lut64-p2-nr2.c",
2976 "src/math/sigmoid-sse2-rr2-p5-div.c",
2977 "src/math/sigmoid-sse2-rr2-p5-nr1.c",
2978 "src/math/sigmoid-sse2-rr2-p5-nr2.c",
Marat Dukhan98042f22021-06-15 00:43:13 -07002979 "src/qc8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c",
2980 "src/qc8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c",
2981 "src/qc8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16.c",
2982 "src/qc8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16.c",
2983 "src/qc8-dwconv/gen/up24x9-minmax-fp32-sse2-mul16.c",
2984 "src/qc8-dwconv/gen/up24x25-minmax-fp32-sse2-mul16.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002985 "src/qc8-gemm/gen/1x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002986 "src/qc8-gemm/gen/1x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002987 "src/qc8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002988 "src/qc8-gemm/gen/1x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002989 "src/qc8-gemm/gen/2x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002990 "src/qc8-gemm/gen/2x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002991 "src/qc8-gemm/gen/2x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002992 "src/qc8-gemm/gen/2x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002993 "src/qc8-gemm/gen/3x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002994 "src/qc8-gemm/gen/3x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002995 "src/qc8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002996 "src/qc8-gemm/gen/3x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002997 "src/qc8-gemm/gen/4x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07002998 "src/qc8-gemm/gen/4x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07002999 "src/qc8-igemm/gen/1x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003000 "src/qc8-igemm/gen/1x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003001 "src/qc8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003002 "src/qc8-igemm/gen/1x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003003 "src/qc8-igemm/gen/2x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003004 "src/qc8-igemm/gen/2x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003005 "src/qc8-igemm/gen/2x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003006 "src/qc8-igemm/gen/2x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003007 "src/qc8-igemm/gen/3x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003008 "src/qc8-igemm/gen/3x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003009 "src/qc8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003010 "src/qc8-igemm/gen/3x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003011 "src/qc8-igemm/gen/4x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003012 "src/qc8-igemm/gen/4x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhancaf48312021-06-01 20:20:58 -07003013 "src/qs8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c",
3014 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-sse2-mul16.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003015 "src/qs8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c",
3016 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-sse2-mul16.c",
3017 "src/qs8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16.c",
3018 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-sse2-mul16.c",
3019 "src/qs8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16.c",
3020 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-sse2-mul16.c",
3021 "src/qs8-dwconv/gen/up24x9-minmax-fp32-sse2-mul16.c",
3022 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-sse2-mul16.c",
3023 "src/qs8-dwconv/gen/up24x25-minmax-fp32-sse2-mul16.c",
3024 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-sse2-mul16.c",
Marat Dukhan159688f2020-08-06 10:34:29 -07003025 "src/qs8-gavgpool/gen/7p7x-minmax-sse2-c8-acc2.c",
3026 "src/qs8-gavgpool/gen/7p7x-minmax-sse2-c16-acc2.c",
3027 "src/qs8-gavgpool/gen/7p7x-minmax-sse2-c24-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003028 "src/qs8-gavgpool/gen/7x-minmax-sse2-c8-acc2.c",
3029 "src/qs8-gavgpool/gen/7x-minmax-sse2-c16-acc2.c",
3030 "src/qs8-gavgpool/gen/7x-minmax-sse2-c24-acc2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003031 "src/qs8-gemm/gen/1x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003032 "src/qs8-gemm/gen/1x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003033 "src/qs8-gemm/gen/1x4c2-xw-minmax-gemmlowp-sse2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003034 "src/qs8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003035 "src/qs8-gemm/gen/1x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003036 "src/qs8-gemm/gen/1x4c8-xw-minmax-gemmlowp-sse2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003037 "src/qs8-gemm/gen/2x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003038 "src/qs8-gemm/gen/2x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003039 "src/qs8-gemm/gen/2x4c2-xw-minmax-gemmlowp-sse2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003040 "src/qs8-gemm/gen/2x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003041 "src/qs8-gemm/gen/2x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003042 "src/qs8-gemm/gen/2x4c8-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003043 "src/qs8-gemm/gen/2x4c8-xw-minmax-gemmlowp-sse2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003044 "src/qs8-gemm/gen/3x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003045 "src/qs8-gemm/gen/3x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003046 "src/qs8-gemm/gen/3x4c2-xw-minmax-gemmlowp-sse2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003047 "src/qs8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003048 "src/qs8-gemm/gen/3x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003049 "src/qs8-gemm/gen/3x4c8-xw-minmax-gemmlowp-sse2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003050 "src/qs8-gemm/gen/4x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003051 "src/qs8-gemm/gen/4x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003052 "src/qs8-gemm/gen/4x4c2-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003053 "src/qs8-gemm/gen/4x4c2-xw-minmax-gemmlowp-sse2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003054 "src/qs8-igemm/gen/1x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003055 "src/qs8-igemm/gen/1x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003056 "src/qs8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003057 "src/qs8-igemm/gen/1x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003058 "src/qs8-igemm/gen/2x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003059 "src/qs8-igemm/gen/2x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003060 "src/qs8-igemm/gen/2x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003061 "src/qs8-igemm/gen/2x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003062 "src/qs8-igemm/gen/2x4c8-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003063 "src/qs8-igemm/gen/3x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003064 "src/qs8-igemm/gen/3x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003065 "src/qs8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003066 "src/qs8-igemm/gen/3x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003067 "src/qs8-igemm/gen/4x4c2-minmax-fp32-sse2-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003068 "src/qs8-igemm/gen/4x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003069 "src/qs8-igemm/gen/4x4c2-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhanf62bbdc2020-08-04 13:59:04 -07003070 "src/qs8-requantization/fp32-sse2.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07003071 "src/qs8-requantization/gemmlowp-sse2.c",
Marat Dukhan06716242021-05-26 15:56:39 -07003072 "src/qs8-requantization/rndna-sse2.c",
Marat Dukhand9f3ad42020-08-10 12:30:58 -07003073 "src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x8.c",
3074 "src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x16.c",
3075 "src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x24.c",
3076 "src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x32.c",
Marat Dukhan0270d9f2020-08-11 00:56:46 -07003077 "src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x8.c",
3078 "src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x16.c",
3079 "src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x24.c",
3080 "src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x32.c",
Marat Dukhan08b7a972020-07-14 18:17:29 -07003081 "src/qu8-avgpool/9p8x-minmax-sse2-c8.c",
3082 "src/qu8-avgpool/9x-minmax-sse2-c8.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003083 "src/qu8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c",
3084 "src/qu8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c",
3085 "src/qu8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16.c",
3086 "src/qu8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16.c",
Marat Dukhan08b7a972020-07-14 18:17:29 -07003087 "src/qu8-gavgpool/7p7x-minmax-sse2-c8.c",
3088 "src/qu8-gavgpool/7x-minmax-sse2-c8.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003089 "src/qu8-gemm/gen/1x4c2-minmax-fp32-sse2-ld64.c",
3090 "src/qu8-gemm/gen/1x4c2-minmax-fp32-sse2-ld128.c",
3091 "src/qu8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c",
3092 "src/qu8-gemm/gen/1x4c8-minmax-fp32-sse2-ld128.c",
3093 "src/qu8-gemm/gen/2x4c2-minmax-fp32-sse2-ld64.c",
3094 "src/qu8-gemm/gen/2x4c2-minmax-fp32-sse2-ld128.c",
3095 "src/qu8-gemm/gen/2x4c8-minmax-fp32-sse2-ld64.c",
3096 "src/qu8-gemm/gen/2x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003097 "src/qu8-gemm/gen/2x4c8-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003098 "src/qu8-gemm/gen/3x4c2-minmax-fp32-sse2-ld64.c",
3099 "src/qu8-gemm/gen/3x4c2-minmax-fp32-sse2-ld128.c",
3100 "src/qu8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c",
3101 "src/qu8-gemm/gen/3x4c8-minmax-fp32-sse2-ld128.c",
3102 "src/qu8-gemm/gen/4x4c2-minmax-fp32-sse2-ld64.c",
3103 "src/qu8-gemm/gen/4x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003104 "src/qu8-gemm/gen/4x4c2-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003105 "src/qu8-igemm/gen/1x4c2-minmax-fp32-sse2-ld64.c",
3106 "src/qu8-igemm/gen/1x4c2-minmax-fp32-sse2-ld128.c",
3107 "src/qu8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c",
3108 "src/qu8-igemm/gen/1x4c8-minmax-fp32-sse2-ld128.c",
3109 "src/qu8-igemm/gen/2x4c2-minmax-fp32-sse2-ld64.c",
3110 "src/qu8-igemm/gen/2x4c2-minmax-fp32-sse2-ld128.c",
3111 "src/qu8-igemm/gen/2x4c8-minmax-fp32-sse2-ld64.c",
3112 "src/qu8-igemm/gen/2x4c8-minmax-fp32-sse2-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003113 "src/qu8-igemm/gen/2x4c8-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003114 "src/qu8-igemm/gen/3x4c2-minmax-fp32-sse2-ld64.c",
3115 "src/qu8-igemm/gen/3x4c2-minmax-fp32-sse2-ld128.c",
3116 "src/qu8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c",
3117 "src/qu8-igemm/gen/3x4c8-minmax-fp32-sse2-ld128.c",
3118 "src/qu8-igemm/gen/4x4c2-minmax-fp32-sse2-ld64.c",
3119 "src/qu8-igemm/gen/4x4c2-minmax-fp32-sse2-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003120 "src/qu8-igemm/gen/4x4c2-minmax-gemmlowp-sse2-ld64.c",
Marat Dukhan5b69f8b2020-07-24 15:26:48 -07003121 "src/qu8-requantization/fp32-sse2.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07003122 "src/qu8-requantization/gemmlowp-sse2.c",
Marat Dukhan06716242021-05-26 15:56:39 -07003123 "src/qu8-requantization/rndna-sse2.c",
Marat Dukhan76e78c82021-07-20 21:11:23 -07003124 "src/qu8-vadd/gen/minmax-sse2-mul16-ld64-x8.c",
3125 "src/qu8-vadd/gen/minmax-sse2-mul16-ld64-x16.c",
3126 "src/qu8-vaddc/gen/minmax-sse2-mul16-ld64-x8.c",
3127 "src/qu8-vaddc/gen/minmax-sse2-mul16-ld64-x16.c",
Marat Dukhan99936602020-04-11 16:47:01 -07003128 "src/u8-maxpool/9p8x-minmax-sse2-c16.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07003129 "src/u8-rmax/sse2.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07003130 "src/u8-vclamp/sse2-x64.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003131 "src/x8-zip/x2-sse2.c",
3132 "src/x8-zip/x3-sse2.c",
3133 "src/x8-zip/x4-sse2.c",
3134 "src/x8-zip/xm-sse2.c",
Marat Dukhan57dccd82020-04-14 00:53:10 -07003135 "src/x32-unpool/sse2.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07003136 "src/x32-zip/x2-sse2.c",
3137 "src/x32-zip/x3-sse2.c",
3138 "src/x32-zip/x4-sse2.c",
3139 "src/x32-zip/xm-sse2.c",
Marat Dukhanfe7acb62020-03-09 19:30:05 -07003140]
3141
3142SSSE3_UKERNELS = [
Frank Barchard35db7d02020-10-26 13:37:34 -07003143 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4-acc2.c",
3144 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4-acc3.c",
3145 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4-acc4.c",
Marat Dukhan98f2eeb2020-10-23 23:13:41 -07003146 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4.c",
Frank Barchard35db7d02020-10-26 13:37:34 -07003147 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-2x4-acc2.c",
Marat Dukhan98f2eeb2020-10-23 23:13:41 -07003148 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-2x4.c",
3149 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-3x4.c",
3150 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-4x4.c",
3151 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-5x4.c",
3152 "src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-6x4.c",
Marat Dukhancaf48312021-06-01 20:20:58 -07003153 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-ssse3-mul16.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003154 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-ssse3-mul16.c",
3155 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-ssse3-mul16.c",
3156 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-ssse3-mul16.c",
3157 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-ssse3-mul16.c",
3158 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-ssse3-mul16.c",
Marat Dukhan159688f2020-08-06 10:34:29 -07003159 "src/qs8-gavgpool/gen/7p7x-minmax-ssse3-c8-acc2.c",
3160 "src/qs8-gavgpool/gen/7p7x-minmax-ssse3-c16-acc2.c",
3161 "src/qs8-gavgpool/gen/7p7x-minmax-ssse3-c24-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003162 "src/qs8-gavgpool/gen/7x-minmax-ssse3-c8-acc2.c",
3163 "src/qs8-gavgpool/gen/7x-minmax-ssse3-c16-acc2.c",
3164 "src/qs8-gavgpool/gen/7x-minmax-ssse3-c24-acc2.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003165 "src/qs8-gemm/gen/1x4c2-xw-minmax-gemmlowp-ssse3.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003166 "src/qs8-gemm/gen/1x4c8-minmax-fp32-ssse3-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003167 "src/qs8-gemm/gen/1x4c8-minmax-fp32-ssse3-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003168 "src/qs8-gemm/gen/1x4c8-xw-minmax-gemmlowp-ssse3.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003169 "src/qs8-gemm/gen/2x4c2-xw-minmax-gemmlowp-ssse3.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003170 "src/qs8-gemm/gen/2x4c8-minmax-fp32-ssse3-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003171 "src/qs8-gemm/gen/2x4c8-minmax-fp32-ssse3-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003172 "src/qs8-gemm/gen/2x4c8-minmax-gemmlowp-ssse3-ld64.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003173 "src/qs8-gemm/gen/2x4c8-xw-minmax-gemmlowp-ssse3.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003174 "src/qs8-gemm/gen/3x4c2-xw-minmax-gemmlowp-ssse3.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003175 "src/qs8-gemm/gen/3x4c8-minmax-fp32-ssse3-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003176 "src/qs8-gemm/gen/3x4c8-minmax-fp32-ssse3-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003177 "src/qs8-gemm/gen/3x4c8-xw-minmax-gemmlowp-ssse3.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003178 "src/qs8-gemm/gen/4x4c2-minmax-gemmlowp-ssse3-ld64.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003179 "src/qs8-gemm/gen/4x4c2-xw-minmax-gemmlowp-ssse3.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003180 "src/qs8-igemm/gen/1x4c8-minmax-fp32-ssse3-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003181 "src/qs8-igemm/gen/1x4c8-minmax-fp32-ssse3-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003182 "src/qs8-igemm/gen/2x4c8-minmax-fp32-ssse3-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003183 "src/qs8-igemm/gen/2x4c8-minmax-fp32-ssse3-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003184 "src/qs8-igemm/gen/2x4c8-minmax-gemmlowp-ssse3-ld64.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003185 "src/qs8-igemm/gen/3x4c8-minmax-fp32-ssse3-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003186 "src/qs8-igemm/gen/3x4c8-minmax-fp32-ssse3-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003187 "src/qs8-igemm/gen/4x4c2-minmax-gemmlowp-ssse3-ld64.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07003188 "src/qs8-requantization/gemmlowp-ssse3.c",
Marat Dukhan06716242021-05-26 15:56:39 -07003189 "src/qs8-requantization/rndna-ssse3.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003190 "src/qu8-gemm/gen/2x4c8-minmax-gemmlowp-ssse3-ld64.c",
3191 "src/qu8-gemm/gen/4x4c2-minmax-gemmlowp-ssse3-ld64.c",
3192 "src/qu8-igemm/gen/2x4c8-minmax-gemmlowp-ssse3-ld64.c",
3193 "src/qu8-igemm/gen/4x4c2-minmax-gemmlowp-ssse3-ld64.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07003194 "src/qu8-requantization/gemmlowp-ssse3.c",
Marat Dukhan06716242021-05-26 15:56:39 -07003195 "src/qu8-requantization/rndna-ssse3.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07003196]
3197
Marat Dukhan69c3f2c2019-11-06 12:30:01 -08003198SSE41_UKERNELS = [
Marat Dukhan40a672f2019-11-25 03:08:22 -08003199 "src/f32-prelu/gen/sse41-2x4.c",
3200 "src/f32-prelu/gen/sse41-2x8.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08003201 "src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x4.c",
3202 "src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x8.c",
3203 "src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x12.c",
3204 "src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x16.c",
3205 "src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x20.c",
3206 "src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x24.c",
3207 "src/f32-velu/gen/velu-sse41-rr2-p6-x4.c",
3208 "src/f32-velu/gen/velu-sse41-rr2-p6-x8.c",
3209 "src/f32-velu/gen/velu-sse41-rr2-p6-x12.c",
3210 "src/f32-velu/gen/velu-sse41-rr2-p6-x16.c",
3211 "src/f32-velu/gen/velu-sse41-rr2-p6-x20.c",
3212 "src/f32-velu/gen/velu-sse41-rr2-p6-x24.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -07003213 "src/f32-vlrelu/gen/vlrelu-sse41-x4.c",
3214 "src/f32-vlrelu/gen/vlrelu-sse41-x8.c",
Marat Dukhaneecf8fd2020-06-09 08:59:37 -07003215 "src/f32-vrnd/gen/vrndd-sse41-x4.c",
3216 "src/f32-vrnd/gen/vrndd-sse41-x8.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003217 "src/f32-vrnd/gen/vrndne-sse41-x4.c",
3218 "src/f32-vrnd/gen/vrndne-sse41-x8.c",
3219 "src/f32-vrnd/gen/vrndu-sse41-x4.c",
3220 "src/f32-vrnd/gen/vrndu-sse41-x8.c",
3221 "src/f32-vrnd/gen/vrndz-sse41-x4.c",
3222 "src/f32-vrnd/gen/vrndz-sse41-x8.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07003223 "src/f32-vsigmoid/gen/vsigmoid-sse41-lut64-p2-div-x4.c",
3224 "src/f32-vsigmoid/gen/vsigmoid-sse41-lut64-p2-div-x8.c",
3225 "src/f32-vsigmoid/gen/vsigmoid-sse41-lut64-p2-div-x12.c",
3226 "src/f32-vsigmoid/gen/vsigmoid-sse41-lut64-p2-div-x16.c",
3227 "src/f32-vsigmoid/gen/vsigmoid-sse41-lut64-p2-div-x20.c",
3228 "src/f32-vsigmoid/gen/vsigmoid-sse41-lut64-p2-div-x24.c",
3229 "src/f32-vsigmoid/gen/vsigmoid-sse41-p5-div-x4.c",
3230 "src/f32-vsigmoid/gen/vsigmoid-sse41-p5-div-x8.c",
3231 "src/f32-vsigmoid/gen/vsigmoid-sse41-p5-div-x12.c",
3232 "src/f32-vsigmoid/gen/vsigmoid-sse41-p5-div-x16.c",
3233 "src/f32-vsigmoid/gen/vsigmoid-sse41-p5-div-x20.c",
3234 "src/f32-vsigmoid/gen/vsigmoid-sse41-p5-div-x24.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003235 "src/math/roundd-sse41.c",
3236 "src/math/roundne-sse41.c",
3237 "src/math/roundu-sse41.c",
3238 "src/math/roundz-sse41.c",
Marat Dukhan98042f22021-06-15 00:43:13 -07003239 "src/qc8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c",
3240 "src/qc8-dwconv/gen/up8x9-minmax-fp32-sse41-mul32.c",
3241 "src/qc8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c",
3242 "src/qc8-dwconv/gen/up8x25-minmax-fp32-sse41-mul32.c",
3243 "src/qc8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16.c",
3244 "src/qc8-dwconv/gen/up16x9-minmax-fp32-sse41-mul32.c",
3245 "src/qc8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16.c",
3246 "src/qc8-dwconv/gen/up16x25-minmax-fp32-sse41-mul32.c",
3247 "src/qc8-dwconv/gen/up24x9-minmax-fp32-sse41-mul16.c",
3248 "src/qc8-dwconv/gen/up24x9-minmax-fp32-sse41-mul32.c",
3249 "src/qc8-dwconv/gen/up24x25-minmax-fp32-sse41-mul16.c",
3250 "src/qc8-dwconv/gen/up24x25-minmax-fp32-sse41-mul32.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003251 "src/qc8-gemm/gen/1x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003252 "src/qc8-gemm/gen/1x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003253 "src/qc8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003254 "src/qc8-gemm/gen/1x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003255 "src/qc8-gemm/gen/2x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003256 "src/qc8-gemm/gen/2x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003257 "src/qc8-gemm/gen/2x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003258 "src/qc8-gemm/gen/2x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003259 "src/qc8-gemm/gen/3x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003260 "src/qc8-gemm/gen/3x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003261 "src/qc8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003262 "src/qc8-gemm/gen/3x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003263 "src/qc8-gemm/gen/4x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003264 "src/qc8-gemm/gen/4x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003265 "src/qc8-igemm/gen/1x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003266 "src/qc8-igemm/gen/1x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003267 "src/qc8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003268 "src/qc8-igemm/gen/1x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003269 "src/qc8-igemm/gen/2x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003270 "src/qc8-igemm/gen/2x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003271 "src/qc8-igemm/gen/2x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003272 "src/qc8-igemm/gen/2x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003273 "src/qc8-igemm/gen/3x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003274 "src/qc8-igemm/gen/3x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003275 "src/qc8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003276 "src/qc8-igemm/gen/3x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003277 "src/qc8-igemm/gen/4x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003278 "src/qc8-igemm/gen/4x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhancaf48312021-06-01 20:20:58 -07003279 "src/qs8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c",
3280 "src/qs8-dwconv/gen/up8x9-minmax-fp32-sse41-mul32.c",
3281 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-sse41-mul16.c",
3282 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-sse41-mul32.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003283 "src/qs8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c",
3284 "src/qs8-dwconv/gen/up8x25-minmax-fp32-sse41-mul32.c",
3285 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-sse41-mul16.c",
3286 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-sse41-mul32.c",
3287 "src/qs8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16.c",
3288 "src/qs8-dwconv/gen/up16x9-minmax-fp32-sse41-mul32.c",
3289 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-sse41-mul16.c",
3290 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-sse41-mul32.c",
3291 "src/qs8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16.c",
3292 "src/qs8-dwconv/gen/up16x25-minmax-fp32-sse41-mul32.c",
3293 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-sse41-mul16.c",
3294 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-sse41-mul32.c",
3295 "src/qs8-dwconv/gen/up24x9-minmax-fp32-sse41-mul16.c",
3296 "src/qs8-dwconv/gen/up24x9-minmax-fp32-sse41-mul32.c",
3297 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-sse41-mul16.c",
3298 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-sse41-mul32.c",
3299 "src/qs8-dwconv/gen/up24x25-minmax-fp32-sse41-mul16.c",
3300 "src/qs8-dwconv/gen/up24x25-minmax-fp32-sse41-mul32.c",
3301 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-sse41-mul16.c",
3302 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-sse41-mul32.c",
Marat Dukhan159688f2020-08-06 10:34:29 -07003303 "src/qs8-gavgpool/gen/7p7x-minmax-sse41-c8-acc2.c",
3304 "src/qs8-gavgpool/gen/7p7x-minmax-sse41-c16-acc2.c",
3305 "src/qs8-gavgpool/gen/7p7x-minmax-sse41-c24-acc2.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003306 "src/qs8-gavgpool/gen/7x-minmax-sse41-c8-acc2.c",
3307 "src/qs8-gavgpool/gen/7x-minmax-sse41-c16-acc2.c",
3308 "src/qs8-gavgpool/gen/7x-minmax-sse41-c24-acc2.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003309 "src/qs8-gemm/gen/1x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003310 "src/qs8-gemm/gen/1x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003311 "src/qs8-gemm/gen/1x4c2-xw-minmax-gemmlowp-sse41.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003312 "src/qs8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003313 "src/qs8-gemm/gen/1x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003314 "src/qs8-gemm/gen/1x4c8-xw-minmax-gemmlowp-sse41.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003315 "src/qs8-gemm/gen/2x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003316 "src/qs8-gemm/gen/2x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003317 "src/qs8-gemm/gen/2x4c2-xw-minmax-gemmlowp-sse41.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003318 "src/qs8-gemm/gen/2x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003319 "src/qs8-gemm/gen/2x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003320 "src/qs8-gemm/gen/2x4c8-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003321 "src/qs8-gemm/gen/2x4c8-xw-minmax-gemmlowp-sse41.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003322 "src/qs8-gemm/gen/3x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003323 "src/qs8-gemm/gen/3x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003324 "src/qs8-gemm/gen/3x4c2-xw-minmax-gemmlowp-sse41.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003325 "src/qs8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003326 "src/qs8-gemm/gen/3x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003327 "src/qs8-gemm/gen/3x4c8-xw-minmax-gemmlowp-sse41.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003328 "src/qs8-gemm/gen/4x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003329 "src/qs8-gemm/gen/4x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003330 "src/qs8-gemm/gen/4x4c2-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003331 "src/qs8-gemm/gen/4x4c2-xw-minmax-gemmlowp-sse41.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003332 "src/qs8-igemm/gen/1x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003333 "src/qs8-igemm/gen/1x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003334 "src/qs8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003335 "src/qs8-igemm/gen/1x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003336 "src/qs8-igemm/gen/2x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003337 "src/qs8-igemm/gen/2x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003338 "src/qs8-igemm/gen/2x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003339 "src/qs8-igemm/gen/2x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003340 "src/qs8-igemm/gen/2x4c8-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003341 "src/qs8-igemm/gen/3x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003342 "src/qs8-igemm/gen/3x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003343 "src/qs8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003344 "src/qs8-igemm/gen/3x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003345 "src/qs8-igemm/gen/4x4c2-minmax-fp32-sse41-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003346 "src/qs8-igemm/gen/4x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003347 "src/qs8-igemm/gen/4x4c2-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhan2e23d2b2020-07-29 16:01:37 -07003348 "src/qs8-requantization/fp32-sse4.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07003349 "src/qs8-requantization/gemmlowp-sse4.c",
Marat Dukhan06716242021-05-26 15:56:39 -07003350 "src/qs8-requantization/rndna-sse4.c",
Marat Dukhan0d979d52021-06-09 13:21:18 -07003351 "src/qs8-requantization/rndnu-sse4-sra.c",
3352 "src/qs8-requantization/rndnu-sse4-srl.c",
Marat Dukhand9f3ad42020-08-10 12:30:58 -07003353 "src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x8.c",
3354 "src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x16.c",
3355 "src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x24.c",
3356 "src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x32.c",
Marat Dukhanbb9225e2020-09-06 22:40:56 -07003357 "src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x8.c",
3358 "src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x16.c",
3359 "src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x24.c",
3360 "src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x32.c",
Marat Dukhan0270d9f2020-08-11 00:56:46 -07003361 "src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x8.c",
3362 "src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x16.c",
3363 "src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x24.c",
3364 "src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x32.c",
Marat Dukhanbb9225e2020-09-06 22:40:56 -07003365 "src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x8.c",
3366 "src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x16.c",
3367 "src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x24.c",
3368 "src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003369 "src/qu8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003370 "src/qu8-dwconv/gen/up8x9-minmax-fp32-sse41-mul32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003371 "src/qu8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003372 "src/qu8-dwconv/gen/up8x25-minmax-fp32-sse41-mul32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003373 "src/qu8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003374 "src/qu8-dwconv/gen/up16x9-minmax-fp32-sse41-mul32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003375 "src/qu8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003376 "src/qu8-dwconv/gen/up16x25-minmax-fp32-sse41-mul32.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003377 "src/qu8-gemm/gen/1x4c2-minmax-fp32-sse41-ld64.c",
3378 "src/qu8-gemm/gen/1x4c2-minmax-fp32-sse41-ld128.c",
3379 "src/qu8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c",
3380 "src/qu8-gemm/gen/1x4c8-minmax-fp32-sse41-ld128.c",
3381 "src/qu8-gemm/gen/2x4c2-minmax-fp32-sse41-ld64.c",
3382 "src/qu8-gemm/gen/2x4c2-minmax-fp32-sse41-ld128.c",
3383 "src/qu8-gemm/gen/2x4c8-minmax-fp32-sse41-ld64.c",
3384 "src/qu8-gemm/gen/2x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003385 "src/qu8-gemm/gen/2x4c8-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003386 "src/qu8-gemm/gen/3x4c2-minmax-fp32-sse41-ld64.c",
3387 "src/qu8-gemm/gen/3x4c2-minmax-fp32-sse41-ld128.c",
3388 "src/qu8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c",
3389 "src/qu8-gemm/gen/3x4c8-minmax-fp32-sse41-ld128.c",
3390 "src/qu8-gemm/gen/4x4c2-minmax-fp32-sse41-ld64.c",
3391 "src/qu8-gemm/gen/4x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003392 "src/qu8-gemm/gen/4x4c2-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003393 "src/qu8-igemm/gen/1x4c2-minmax-fp32-sse41-ld64.c",
3394 "src/qu8-igemm/gen/1x4c2-minmax-fp32-sse41-ld128.c",
3395 "src/qu8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c",
3396 "src/qu8-igemm/gen/1x4c8-minmax-fp32-sse41-ld128.c",
3397 "src/qu8-igemm/gen/2x4c2-minmax-fp32-sse41-ld64.c",
3398 "src/qu8-igemm/gen/2x4c2-minmax-fp32-sse41-ld128.c",
3399 "src/qu8-igemm/gen/2x4c8-minmax-fp32-sse41-ld64.c",
3400 "src/qu8-igemm/gen/2x4c8-minmax-fp32-sse41-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003401 "src/qu8-igemm/gen/2x4c8-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003402 "src/qu8-igemm/gen/3x4c2-minmax-fp32-sse41-ld64.c",
3403 "src/qu8-igemm/gen/3x4c2-minmax-fp32-sse41-ld128.c",
3404 "src/qu8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c",
3405 "src/qu8-igemm/gen/3x4c8-minmax-fp32-sse41-ld128.c",
3406 "src/qu8-igemm/gen/4x4c2-minmax-fp32-sse41-ld64.c",
3407 "src/qu8-igemm/gen/4x4c2-minmax-fp32-sse41-ld128.c",
Marat Dukhancdbe9a32021-07-01 23:52:04 -07003408 "src/qu8-igemm/gen/4x4c2-minmax-gemmlowp-sse41-ld64.c",
Marat Dukhan9976cd82021-05-24 23:15:45 -07003409 "src/qu8-requantization/gemmlowp-sse4.c",
Marat Dukhan06716242021-05-26 15:56:39 -07003410 "src/qu8-requantization/rndna-sse4.c",
Marat Dukhan69c3f2c2019-11-06 12:30:01 -08003411]
3412
Marat Dukhan08c4a432019-10-03 09:29:21 -07003413AVX_UKERNELS = [
Marat Dukhan1c587112020-04-08 20:04:28 -07003414 "src/f32-dwconv/gen/up8x4-minmax-avx-acc2.c",
3415 "src/f32-dwconv/gen/up8x4-minmax-avx.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003416 "src/f32-dwconv/gen/up8x9-minmax-avx-acc2.c",
3417 "src/f32-dwconv/gen/up8x9-minmax-avx.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003418 "src/f32-dwconv/gen/up8x25-minmax-avx-acc2.c",
3419 "src/f32-dwconv/gen/up8x25-minmax-avx.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003420 "src/f32-dwconv/gen/up16x4-minmax-avx-acc2.c",
3421 "src/f32-dwconv/gen/up16x4-minmax-avx.c",
3422 "src/f32-dwconv/gen/up16x9-minmax-avx-acc2.c",
3423 "src/f32-dwconv/gen/up16x9-minmax-avx.c",
3424 "src/f32-dwconv/gen/up16x25-minmax-avx-acc2.c",
3425 "src/f32-dwconv/gen/up16x25-minmax-avx.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003426 "src/f32-gemm/gen-inc/1x8inc-minmax-avx-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003427 "src/f32-gemm/gen-inc/1x16inc-minmax-avx-broadcast.c",
3428 "src/f32-gemm/gen-inc/3x16inc-minmax-avx-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003429 "src/f32-gemm/gen-inc/4x8inc-minmax-avx-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003430 "src/f32-gemm/gen-inc/4x16inc-minmax-avx-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003431 "src/f32-gemm/gen-inc/5x8inc-minmax-avx-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003432 "src/f32-gemm/gen-inc/5x16inc-minmax-avx-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003433 "src/f32-gemm/gen-inc/6x8inc-minmax-avx-broadcast.c",
3434 "src/f32-gemm/gen-inc/7x8inc-minmax-avx-broadcast.c",
3435 "src/f32-gemm/gen/1x8-minmax-avx-broadcast.c",
3436 "src/f32-gemm/gen/1x16-minmax-avx-broadcast.c",
3437 "src/f32-gemm/gen/3x16-minmax-avx-broadcast.c",
3438 "src/f32-gemm/gen/4x8-minmax-avx-broadcast.c",
3439 "src/f32-gemm/gen/4x16-minmax-avx-broadcast.c",
3440 "src/f32-gemm/gen/5x8-minmax-avx-broadcast.c",
3441 "src/f32-gemm/gen/5x16-minmax-avx-broadcast.c",
3442 "src/f32-gemm/gen/6x8-minmax-avx-broadcast.c",
3443 "src/f32-gemm/gen/7x8-minmax-avx-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003444 "src/f32-igemm/gen/1x8-minmax-avx-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003445 "src/f32-igemm/gen/1x16-minmax-avx-broadcast.c",
3446 "src/f32-igemm/gen/3x16-minmax-avx-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003447 "src/f32-igemm/gen/4x8-minmax-avx-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003448 "src/f32-igemm/gen/4x16-minmax-avx-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003449 "src/f32-igemm/gen/5x8-minmax-avx-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003450 "src/f32-igemm/gen/5x16-minmax-avx-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003451 "src/f32-igemm/gen/6x8-minmax-avx-broadcast.c",
3452 "src/f32-igemm/gen/7x8-minmax-avx-broadcast.c",
Marat Dukhan90eca0a2020-03-11 00:52:23 -07003453 "src/f32-prelu/gen/avx-2x8.c",
3454 "src/f32-prelu/gen/avx-2x16.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07003455 "src/f32-rmax/avx.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07003456 "src/f32-vbinary/gen/vadd-minmax-avx-x8.c",
3457 "src/f32-vbinary/gen/vadd-minmax-avx-x16.c",
3458 "src/f32-vbinary/gen/vaddc-minmax-avx-x8.c",
3459 "src/f32-vbinary/gen/vaddc-minmax-avx-x16.c",
3460 "src/f32-vbinary/gen/vdiv-minmax-avx-x8.c",
3461 "src/f32-vbinary/gen/vdiv-minmax-avx-x16.c",
3462 "src/f32-vbinary/gen/vdivc-minmax-avx-x8.c",
3463 "src/f32-vbinary/gen/vdivc-minmax-avx-x16.c",
Marat Dukhan9a88efe2019-12-10 15:54:24 -08003464 "src/f32-vbinary/gen/vmax-avx-x8.c",
3465 "src/f32-vbinary/gen/vmax-avx-x16.c",
3466 "src/f32-vbinary/gen/vmaxc-avx-x8.c",
3467 "src/f32-vbinary/gen/vmaxc-avx-x16.c",
3468 "src/f32-vbinary/gen/vmin-avx-x8.c",
3469 "src/f32-vbinary/gen/vmin-avx-x16.c",
3470 "src/f32-vbinary/gen/vminc-avx-x8.c",
3471 "src/f32-vbinary/gen/vminc-avx-x16.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07003472 "src/f32-vbinary/gen/vmul-minmax-avx-x8.c",
3473 "src/f32-vbinary/gen/vmul-minmax-avx-x16.c",
3474 "src/f32-vbinary/gen/vmulc-minmax-avx-x8.c",
3475 "src/f32-vbinary/gen/vmulc-minmax-avx-x16.c",
3476 "src/f32-vbinary/gen/vrdivc-minmax-avx-x8.c",
3477 "src/f32-vbinary/gen/vrdivc-minmax-avx-x16.c",
3478 "src/f32-vbinary/gen/vrsubc-minmax-avx-x8.c",
3479 "src/f32-vbinary/gen/vrsubc-minmax-avx-x16.c",
Marat Dukhan13bafb02020-06-05 00:43:11 -07003480 "src/f32-vbinary/gen/vsqrdiff-avx-x8.c",
3481 "src/f32-vbinary/gen/vsqrdiff-avx-x16.c",
3482 "src/f32-vbinary/gen/vsqrdiffc-avx-x8.c",
3483 "src/f32-vbinary/gen/vsqrdiffc-avx-x16.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07003484 "src/f32-vbinary/gen/vsub-minmax-avx-x8.c",
3485 "src/f32-vbinary/gen/vsub-minmax-avx-x16.c",
3486 "src/f32-vbinary/gen/vsubc-minmax-avx-x8.c",
3487 "src/f32-vbinary/gen/vsubc-minmax-avx-x16.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07003488 "src/f32-vclamp/gen/vclamp-avx-x8.c",
3489 "src/f32-vclamp/gen/vclamp-avx-x16.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08003490 "src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x8.c",
3491 "src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x16.c",
3492 "src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x24.c",
3493 "src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x32.c",
3494 "src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x40.c",
3495 "src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x48.c",
3496 "src/f32-velu/gen/velu-avx-rr2-lut16-p3-x8.c",
3497 "src/f32-velu/gen/velu-avx-rr2-lut16-p3-x16.c",
3498 "src/f32-velu/gen/velu-avx-rr2-lut16-p3-x24.c",
3499 "src/f32-velu/gen/velu-avx-rr2-lut16-p3-x32.c",
3500 "src/f32-velu/gen/velu-avx-rr2-lut16-p3-x40.c",
3501 "src/f32-velu/gen/velu-avx-rr2-lut16-p3-x48.c",
3502 "src/f32-velu/gen/velu-avx-rr2-p6-x8.c",
3503 "src/f32-velu/gen/velu-avx-rr2-p6-x16.c",
3504 "src/f32-velu/gen/velu-avx-rr2-p6-x24.c",
3505 "src/f32-velu/gen/velu-avx-rr2-p6-x32.c",
3506 "src/f32-velu/gen/velu-avx-rr2-p6-x40.c",
3507 "src/f32-velu/gen/velu-avx-rr2-p6-x48.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07003508 "src/f32-vhswish/gen/vhswish-avx-x8.c",
3509 "src/f32-vhswish/gen/vhswish-avx-x16.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -07003510 "src/f32-vlrelu/gen/vlrelu-avx-x8.c",
3511 "src/f32-vlrelu/gen/vlrelu-avx-x16.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07003512 "src/f32-vrelu/gen/vrelu-avx-x8.c",
3513 "src/f32-vrelu/gen/vrelu-avx-x16.c",
Marat Dukhaneecf8fd2020-06-09 08:59:37 -07003514 "src/f32-vrnd/gen/vrndd-avx-x8.c",
3515 "src/f32-vrnd/gen/vrndd-avx-x16.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003516 "src/f32-vrnd/gen/vrndne-avx-x8.c",
3517 "src/f32-vrnd/gen/vrndne-avx-x16.c",
3518 "src/f32-vrnd/gen/vrndu-avx-x8.c",
3519 "src/f32-vrnd/gen/vrndu-avx-x16.c",
3520 "src/f32-vrnd/gen/vrndz-avx-x8.c",
3521 "src/f32-vrnd/gen/vrndz-avx-x16.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07003522 "src/f32-vscale/avx-x32.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07003523 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x8.c",
3524 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x16.c",
3525 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x24.c",
3526 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x32.c",
3527 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x40.c",
3528 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x48.c",
3529 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x56.c",
3530 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x64.c",
3531 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x72.c",
3532 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x80.c",
3533 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x8.c",
3534 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x16.c",
3535 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x24.c",
3536 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x32.c",
3537 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x40.c",
3538 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x48.c",
3539 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x56.c",
3540 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x64.c",
3541 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x72.c",
3542 "src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x80.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -07003543 "src/f32-vsqrt/gen/avx-sqrt-x8.c",
3544 "src/f32-vsqrt/gen/avx-sqrt-x16.c",
Marat Dukhan5020b962020-06-08 13:30:10 -07003545 "src/f32-vunary/gen/vabs-avx-x8.c",
3546 "src/f32-vunary/gen/vabs-avx-x16.c",
3547 "src/f32-vunary/gen/vneg-avx-x8.c",
3548 "src/f32-vunary/gen/vneg-avx-x16.c",
3549 "src/f32-vunary/gen/vsqr-avx-x8.c",
3550 "src/f32-vunary/gen/vsqr-avx-x16.c",
Frank Barchard4a352042021-04-13 15:52:08 -07003551 "src/math/exp-avx-rr2-p5.c",
3552 "src/math/expm1minus-avx-rr2-lut4-p4-perm.c",
3553 "src/math/expm1minus-avx-rr2-lut16-p3.c",
3554 "src/math/expm1minus-avx-rr2-p6.c",
3555 "src/math/sigmoid-avx-rr2-lut64-p2-div.c",
3556 "src/math/sigmoid-avx-rr2-p5-div.c",
3557 "src/math/sigmoid-avx-rr2-p5-nr1.c",
3558 "src/math/sigmoid-avx-rr2-p5-nr2.c",
Marat Dukhan98042f22021-06-15 00:43:13 -07003559 "src/qc8-dwconv/gen/up8x9-minmax-fp32-avx-mul16.c",
3560 "src/qc8-dwconv/gen/up8x9-minmax-fp32-avx-mul32.c",
3561 "src/qc8-dwconv/gen/up8x25-minmax-fp32-avx-mul16.c",
3562 "src/qc8-dwconv/gen/up8x25-minmax-fp32-avx-mul32.c",
3563 "src/qc8-dwconv/gen/up16x9-minmax-fp32-avx-mul16.c",
3564 "src/qc8-dwconv/gen/up16x9-minmax-fp32-avx-mul32.c",
3565 "src/qc8-dwconv/gen/up16x25-minmax-fp32-avx-mul16.c",
3566 "src/qc8-dwconv/gen/up16x25-minmax-fp32-avx-mul32.c",
3567 "src/qc8-dwconv/gen/up24x9-minmax-fp32-avx-mul16.c",
3568 "src/qc8-dwconv/gen/up24x9-minmax-fp32-avx-mul32.c",
3569 "src/qc8-dwconv/gen/up24x25-minmax-fp32-avx-mul16.c",
3570 "src/qc8-dwconv/gen/up24x25-minmax-fp32-avx-mul32.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003571 "src/qc8-gemm/gen/1x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003572 "src/qc8-gemm/gen/1x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003573 "src/qc8-gemm/gen/1x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003574 "src/qc8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003575 "src/qc8-gemm/gen/2x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003576 "src/qc8-gemm/gen/2x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003577 "src/qc8-gemm/gen/2x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003578 "src/qc8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003579 "src/qc8-gemm/gen/3x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003580 "src/qc8-gemm/gen/3x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003581 "src/qc8-gemm/gen/3x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003582 "src/qc8-gemm/gen/3x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003583 "src/qc8-gemm/gen/4x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003584 "src/qc8-gemm/gen/4x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003585 "src/qc8-igemm/gen/1x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003586 "src/qc8-igemm/gen/1x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003587 "src/qc8-igemm/gen/1x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003588 "src/qc8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003589 "src/qc8-igemm/gen/2x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003590 "src/qc8-igemm/gen/2x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003591 "src/qc8-igemm/gen/2x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003592 "src/qc8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003593 "src/qc8-igemm/gen/3x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003594 "src/qc8-igemm/gen/3x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003595 "src/qc8-igemm/gen/3x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003596 "src/qc8-igemm/gen/3x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003597 "src/qc8-igemm/gen/4x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003598 "src/qc8-igemm/gen/4x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhancaf48312021-06-01 20:20:58 -07003599 "src/qs8-dwconv/gen/up8x9-minmax-fp32-avx-mul16.c",
3600 "src/qs8-dwconv/gen/up8x9-minmax-fp32-avx-mul32.c",
3601 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-avx-mul16.c",
3602 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-avx-mul32.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003603 "src/qs8-dwconv/gen/up8x25-minmax-fp32-avx-mul16.c",
3604 "src/qs8-dwconv/gen/up8x25-minmax-fp32-avx-mul32.c",
3605 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-avx-mul16.c",
3606 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-avx-mul32.c",
3607 "src/qs8-dwconv/gen/up16x9-minmax-fp32-avx-mul16.c",
3608 "src/qs8-dwconv/gen/up16x9-minmax-fp32-avx-mul32.c",
3609 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-avx-mul16.c",
3610 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-avx-mul32.c",
3611 "src/qs8-dwconv/gen/up16x25-minmax-fp32-avx-mul16.c",
3612 "src/qs8-dwconv/gen/up16x25-minmax-fp32-avx-mul32.c",
3613 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-avx-mul16.c",
3614 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-avx-mul32.c",
3615 "src/qs8-dwconv/gen/up24x9-minmax-fp32-avx-mul16.c",
3616 "src/qs8-dwconv/gen/up24x9-minmax-fp32-avx-mul32.c",
3617 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-avx-mul16.c",
3618 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-avx-mul32.c",
3619 "src/qs8-dwconv/gen/up24x25-minmax-fp32-avx-mul16.c",
3620 "src/qs8-dwconv/gen/up24x25-minmax-fp32-avx-mul32.c",
3621 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-avx-mul16.c",
3622 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-avx-mul32.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003623 "src/qs8-gemm/gen/1x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003624 "src/qs8-gemm/gen/1x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003625 "src/qs8-gemm/gen/1x4c2-xw-minmax-gemmlowp-avx.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003626 "src/qs8-gemm/gen/1x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003627 "src/qs8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003628 "src/qs8-gemm/gen/1x4c8-xw-minmax-gemmlowp-avx.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003629 "src/qs8-gemm/gen/2x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003630 "src/qs8-gemm/gen/2x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003631 "src/qs8-gemm/gen/2x4c2-xw-minmax-gemmlowp-avx.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003632 "src/qs8-gemm/gen/2x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003633 "src/qs8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003634 "src/qs8-gemm/gen/2x4c8-xw-minmax-gemmlowp-avx.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003635 "src/qs8-gemm/gen/3x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003636 "src/qs8-gemm/gen/3x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003637 "src/qs8-gemm/gen/3x4c2-xw-minmax-gemmlowp-avx.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003638 "src/qs8-gemm/gen/3x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003639 "src/qs8-gemm/gen/3x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003640 "src/qs8-gemm/gen/3x4c8-xw-minmax-gemmlowp-avx.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003641 "src/qs8-gemm/gen/4x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003642 "src/qs8-gemm/gen/4x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003643 "src/qs8-gemm/gen/4x4c2-xw-minmax-gemmlowp-avx.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003644 "src/qs8-igemm/gen/1x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003645 "src/qs8-igemm/gen/1x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003646 "src/qs8-igemm/gen/1x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003647 "src/qs8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003648 "src/qs8-igemm/gen/2x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003649 "src/qs8-igemm/gen/2x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003650 "src/qs8-igemm/gen/2x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003651 "src/qs8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003652 "src/qs8-igemm/gen/3x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003653 "src/qs8-igemm/gen/3x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003654 "src/qs8-igemm/gen/3x4c8-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003655 "src/qs8-igemm/gen/3x4c8-minmax-fp32-avx-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003656 "src/qs8-igemm/gen/4x4c2-minmax-fp32-avx-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003657 "src/qs8-igemm/gen/4x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhane9c4b962021-04-02 16:56:55 -07003658 "src/qs8-vadd/gen/minmax-avx-mul16-ld64-x8.c",
3659 "src/qs8-vadd/gen/minmax-avx-mul16-ld64-x16.c",
3660 "src/qs8-vadd/gen/minmax-avx-mul16-ld64-x24.c",
3661 "src/qs8-vadd/gen/minmax-avx-mul16-ld64-x32.c",
3662 "src/qs8-vadd/gen/minmax-avx-mul32-ld32-x8.c",
3663 "src/qs8-vadd/gen/minmax-avx-mul32-ld32-x16.c",
3664 "src/qs8-vadd/gen/minmax-avx-mul32-ld32-x24.c",
3665 "src/qs8-vadd/gen/minmax-avx-mul32-ld32-x32.c",
3666 "src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x8.c",
3667 "src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x16.c",
3668 "src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x24.c",
3669 "src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x32.c",
3670 "src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x8.c",
3671 "src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x16.c",
3672 "src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x24.c",
3673 "src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003674 "src/qu8-dwconv/gen/up8x9-minmax-fp32-avx-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003675 "src/qu8-dwconv/gen/up8x9-minmax-fp32-avx-mul32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003676 "src/qu8-dwconv/gen/up8x25-minmax-fp32-avx-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003677 "src/qu8-dwconv/gen/up8x25-minmax-fp32-avx-mul32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003678 "src/qu8-dwconv/gen/up16x9-minmax-fp32-avx-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003679 "src/qu8-dwconv/gen/up16x9-minmax-fp32-avx-mul32.c",
Marat Dukhanf0f28812021-07-08 22:34:20 -07003680 "src/qu8-dwconv/gen/up16x25-minmax-fp32-avx-mul16.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003681 "src/qu8-dwconv/gen/up16x25-minmax-fp32-avx-mul32.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003682 "src/qu8-gemm/gen/1x4c2-minmax-fp32-avx-ld64.c",
3683 "src/qu8-gemm/gen/1x4c2-minmax-fp32-avx-ld128.c",
3684 "src/qu8-gemm/gen/1x4c8-minmax-fp32-avx-ld64.c",
3685 "src/qu8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c",
3686 "src/qu8-gemm/gen/2x4c2-minmax-fp32-avx-ld64.c",
3687 "src/qu8-gemm/gen/2x4c2-minmax-fp32-avx-ld128.c",
3688 "src/qu8-gemm/gen/2x4c8-minmax-fp32-avx-ld64.c",
3689 "src/qu8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c",
3690 "src/qu8-gemm/gen/3x4c2-minmax-fp32-avx-ld64.c",
3691 "src/qu8-gemm/gen/3x4c2-minmax-fp32-avx-ld128.c",
3692 "src/qu8-gemm/gen/3x4c8-minmax-fp32-avx-ld64.c",
3693 "src/qu8-gemm/gen/3x4c8-minmax-fp32-avx-ld128.c",
3694 "src/qu8-gemm/gen/4x4c2-minmax-fp32-avx-ld64.c",
3695 "src/qu8-gemm/gen/4x4c2-minmax-fp32-avx-ld128.c",
3696 "src/qu8-igemm/gen/1x4c2-minmax-fp32-avx-ld64.c",
3697 "src/qu8-igemm/gen/1x4c2-minmax-fp32-avx-ld128.c",
3698 "src/qu8-igemm/gen/1x4c8-minmax-fp32-avx-ld64.c",
3699 "src/qu8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c",
3700 "src/qu8-igemm/gen/2x4c2-minmax-fp32-avx-ld64.c",
3701 "src/qu8-igemm/gen/2x4c2-minmax-fp32-avx-ld128.c",
3702 "src/qu8-igemm/gen/2x4c8-minmax-fp32-avx-ld64.c",
3703 "src/qu8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c",
3704 "src/qu8-igemm/gen/3x4c2-minmax-fp32-avx-ld64.c",
3705 "src/qu8-igemm/gen/3x4c2-minmax-fp32-avx-ld128.c",
3706 "src/qu8-igemm/gen/3x4c8-minmax-fp32-avx-ld64.c",
3707 "src/qu8-igemm/gen/3x4c8-minmax-fp32-avx-ld128.c",
3708 "src/qu8-igemm/gen/4x4c2-minmax-fp32-avx-ld64.c",
3709 "src/qu8-igemm/gen/4x4c2-minmax-fp32-avx-ld128.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07003710]
3711
Marat Dukhan1566fee2020-08-02 21:55:41 -07003712XOP_UKERNELS = [
Marat Dukhan98042f22021-06-15 00:43:13 -07003713 "src/qc8-dwconv/gen/up8x9-minmax-fp32-xop-mul32.c",
3714 "src/qc8-dwconv/gen/up8x25-minmax-fp32-xop-mul32.c",
3715 "src/qc8-dwconv/gen/up16x9-minmax-fp32-xop-mul32.c",
3716 "src/qc8-dwconv/gen/up16x25-minmax-fp32-xop-mul32.c",
3717 "src/qc8-dwconv/gen/up24x9-minmax-fp32-xop-mul32.c",
3718 "src/qc8-dwconv/gen/up24x25-minmax-fp32-xop-mul32.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003719 "src/qc8-gemm/gen/1x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003720 "src/qc8-gemm/gen/1x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003721 "src/qc8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003722 "src/qc8-gemm/gen/1x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003723 "src/qc8-gemm/gen/2x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003724 "src/qc8-gemm/gen/2x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003725 "src/qc8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003726 "src/qc8-gemm/gen/2x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003727 "src/qc8-gemm/gen/3x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003728 "src/qc8-gemm/gen/3x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003729 "src/qc8-gemm/gen/3x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003730 "src/qc8-gemm/gen/3x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003731 "src/qc8-gemm/gen/4x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003732 "src/qc8-gemm/gen/4x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003733 "src/qc8-igemm/gen/1x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003734 "src/qc8-igemm/gen/1x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003735 "src/qc8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003736 "src/qc8-igemm/gen/1x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003737 "src/qc8-igemm/gen/2x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003738 "src/qc8-igemm/gen/2x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003739 "src/qc8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003740 "src/qc8-igemm/gen/2x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003741 "src/qc8-igemm/gen/3x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003742 "src/qc8-igemm/gen/3x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003743 "src/qc8-igemm/gen/3x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003744 "src/qc8-igemm/gen/3x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanfc188ed2021-06-03 12:21:22 -07003745 "src/qc8-igemm/gen/4x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003746 "src/qc8-igemm/gen/4x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhancaf48312021-06-01 20:20:58 -07003747 "src/qs8-dwconv/gen/up8x9-minmax-fp32-xop-mul32.c",
3748 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-xop-mul32.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003749 "src/qs8-dwconv/gen/up8x25-minmax-fp32-xop-mul32.c",
3750 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-xop-mul32.c",
3751 "src/qs8-dwconv/gen/up16x9-minmax-fp32-xop-mul32.c",
3752 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-xop-mul32.c",
3753 "src/qs8-dwconv/gen/up16x25-minmax-fp32-xop-mul32.c",
3754 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-xop-mul32.c",
3755 "src/qs8-dwconv/gen/up24x9-minmax-fp32-xop-mul32.c",
3756 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-xop-mul32.c",
3757 "src/qs8-dwconv/gen/up24x25-minmax-fp32-xop-mul32.c",
3758 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-xop-mul32.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003759 "src/qs8-gemm/gen/1x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003760 "src/qs8-gemm/gen/1x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003761 "src/qs8-gemm/gen/1x4c2-xw-minmax-gemmlowp-xop.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003762 "src/qs8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003763 "src/qs8-gemm/gen/1x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003764 "src/qs8-gemm/gen/1x4c8-xw-minmax-gemmlowp-xop.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003765 "src/qs8-gemm/gen/2x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003766 "src/qs8-gemm/gen/2x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003767 "src/qs8-gemm/gen/2x4c2-xw-minmax-gemmlowp-xop.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003768 "src/qs8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003769 "src/qs8-gemm/gen/2x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003770 "src/qs8-gemm/gen/2x4c8-xw-minmax-gemmlowp-xop.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003771 "src/qs8-gemm/gen/3x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003772 "src/qs8-gemm/gen/3x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003773 "src/qs8-gemm/gen/3x4c2-xw-minmax-gemmlowp-xop.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003774 "src/qs8-gemm/gen/3x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003775 "src/qs8-gemm/gen/3x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003776 "src/qs8-gemm/gen/3x4c8-xw-minmax-gemmlowp-xop.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003777 "src/qs8-gemm/gen/4x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003778 "src/qs8-gemm/gen/4x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07003779 "src/qs8-gemm/gen/4x4c2-xw-minmax-gemmlowp-xop.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003780 "src/qs8-igemm/gen/1x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003781 "src/qs8-igemm/gen/1x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003782 "src/qs8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003783 "src/qs8-igemm/gen/1x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003784 "src/qs8-igemm/gen/2x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003785 "src/qs8-igemm/gen/2x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003786 "src/qs8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003787 "src/qs8-igemm/gen/2x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003788 "src/qs8-igemm/gen/3x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003789 "src/qs8-igemm/gen/3x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003790 "src/qs8-igemm/gen/3x4c8-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003791 "src/qs8-igemm/gen/3x4c8-minmax-fp32-xop-ld128.c",
Marat Dukhanc46e6712021-06-01 19:00:16 -07003792 "src/qs8-igemm/gen/4x4c2-minmax-fp32-xop-ld64.c",
Frank Barchard23eb4822021-06-08 15:03:41 -07003793 "src/qs8-igemm/gen/4x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhanbb9225e2020-09-06 22:40:56 -07003794 "src/qs8-vadd/gen/minmax-xop-mul32-ld32-x8.c",
3795 "src/qs8-vadd/gen/minmax-xop-mul32-ld32-x16.c",
3796 "src/qs8-vadd/gen/minmax-xop-mul32-ld32-x24.c",
3797 "src/qs8-vadd/gen/minmax-xop-mul32-ld32-x32.c",
3798 "src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x8.c",
3799 "src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x16.c",
3800 "src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x24.c",
3801 "src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x32.c",
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07003802 "src/qu8-dwconv/gen/up8x9-minmax-fp32-xop-mul32.c",
3803 "src/qu8-dwconv/gen/up8x25-minmax-fp32-xop-mul32.c",
3804 "src/qu8-dwconv/gen/up16x9-minmax-fp32-xop-mul32.c",
3805 "src/qu8-dwconv/gen/up16x25-minmax-fp32-xop-mul32.c",
Marat Dukhanef47f8d2021-07-02 15:08:32 -07003806 "src/qu8-gemm/gen/1x4c2-minmax-fp32-xop-ld64.c",
3807 "src/qu8-gemm/gen/1x4c2-minmax-fp32-xop-ld128.c",
3808 "src/qu8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c",
3809 "src/qu8-gemm/gen/1x4c8-minmax-fp32-xop-ld128.c",
3810 "src/qu8-gemm/gen/2x4c2-minmax-fp32-xop-ld64.c",
3811 "src/qu8-gemm/gen/2x4c2-minmax-fp32-xop-ld128.c",
3812 "src/qu8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c",
3813 "src/qu8-gemm/gen/2x4c8-minmax-fp32-xop-ld128.c",
3814 "src/qu8-gemm/gen/3x4c2-minmax-fp32-xop-ld64.c",
3815 "src/qu8-gemm/gen/3x4c2-minmax-fp32-xop-ld128.c",
3816 "src/qu8-gemm/gen/3x4c8-minmax-fp32-xop-ld64.c",
3817 "src/qu8-gemm/gen/3x4c8-minmax-fp32-xop-ld128.c",
3818 "src/qu8-gemm/gen/4x4c2-minmax-fp32-xop-ld64.c",
3819 "src/qu8-gemm/gen/4x4c2-minmax-fp32-xop-ld128.c",
3820 "src/qu8-igemm/gen/1x4c2-minmax-fp32-xop-ld64.c",
3821 "src/qu8-igemm/gen/1x4c2-minmax-fp32-xop-ld128.c",
3822 "src/qu8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c",
3823 "src/qu8-igemm/gen/1x4c8-minmax-fp32-xop-ld128.c",
3824 "src/qu8-igemm/gen/2x4c2-minmax-fp32-xop-ld64.c",
3825 "src/qu8-igemm/gen/2x4c2-minmax-fp32-xop-ld128.c",
3826 "src/qu8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c",
3827 "src/qu8-igemm/gen/2x4c8-minmax-fp32-xop-ld128.c",
3828 "src/qu8-igemm/gen/3x4c2-minmax-fp32-xop-ld64.c",
3829 "src/qu8-igemm/gen/3x4c2-minmax-fp32-xop-ld128.c",
3830 "src/qu8-igemm/gen/3x4c8-minmax-fp32-xop-ld64.c",
3831 "src/qu8-igemm/gen/3x4c8-minmax-fp32-xop-ld128.c",
3832 "src/qu8-igemm/gen/4x4c2-minmax-fp32-xop-ld64.c",
3833 "src/qu8-igemm/gen/4x4c2-minmax-fp32-xop-ld128.c",
Marat Dukhan1566fee2020-08-02 21:55:41 -07003834]
3835
Marat Dukhanfda12b82019-11-21 12:27:59 -08003836FMA3_UKERNELS = [
Marat Dukhan1c587112020-04-08 20:04:28 -07003837 "src/f32-dwconv/gen/up8x4-minmax-fma3-acc2.c",
3838 "src/f32-dwconv/gen/up8x4-minmax-fma3.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003839 "src/f32-dwconv/gen/up8x9-minmax-fma3-acc2.c",
3840 "src/f32-dwconv/gen/up8x9-minmax-fma3.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003841 "src/f32-dwconv/gen/up8x25-minmax-fma3-acc2.c",
3842 "src/f32-dwconv/gen/up8x25-minmax-fma3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003843 "src/f32-dwconv/gen/up16x4-minmax-fma3-acc2.c",
3844 "src/f32-dwconv/gen/up16x4-minmax-fma3.c",
3845 "src/f32-dwconv/gen/up16x9-minmax-fma3-acc2.c",
3846 "src/f32-dwconv/gen/up16x9-minmax-fma3.c",
3847 "src/f32-dwconv/gen/up16x25-minmax-fma3-acc2.c",
3848 "src/f32-dwconv/gen/up16x25-minmax-fma3.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003849 "src/f32-gemm/gen-inc/1x8inc-minmax-fma3-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003850 "src/f32-gemm/gen-inc/1x16inc-minmax-fma3-broadcast.c",
3851 "src/f32-gemm/gen-inc/1x16s4inc-minmax-fma3-broadcast.c",
3852 "src/f32-gemm/gen-inc/3x16inc-minmax-fma3-broadcast.c",
3853 "src/f32-gemm/gen-inc/3x16s4inc-minmax-fma3-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003854 "src/f32-gemm/gen-inc/4x8inc-minmax-fma3-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003855 "src/f32-gemm/gen-inc/4x16inc-minmax-fma3-broadcast.c",
3856 "src/f32-gemm/gen-inc/4x16s4inc-minmax-fma3-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003857 "src/f32-gemm/gen-inc/5x8inc-minmax-fma3-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003858 "src/f32-gemm/gen-inc/5x16inc-minmax-fma3-broadcast.c",
3859 "src/f32-gemm/gen-inc/5x16s4inc-minmax-fma3-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003860 "src/f32-gemm/gen-inc/6x8inc-minmax-fma3-broadcast.c",
3861 "src/f32-gemm/gen-inc/7x8inc-minmax-fma3-broadcast.c",
3862 "src/f32-gemm/gen-inc/8x8inc-minmax-fma3-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003863 "src/f32-gemm/gen/1x8-minmax-fma3-broadcast.c",
3864 "src/f32-gemm/gen/1x16-minmax-fma3-broadcast.c",
3865 "src/f32-gemm/gen/1x16s4-minmax-fma3-broadcast.c",
3866 "src/f32-gemm/gen/3x16-minmax-fma3-broadcast.c",
3867 "src/f32-gemm/gen/3x16s4-minmax-fma3-broadcast.c",
3868 "src/f32-gemm/gen/4x8-minmax-fma3-broadcast.c",
3869 "src/f32-gemm/gen/4x16-minmax-fma3-broadcast.c",
3870 "src/f32-gemm/gen/4x16s4-minmax-fma3-broadcast.c",
3871 "src/f32-gemm/gen/5x8-minmax-fma3-broadcast.c",
3872 "src/f32-gemm/gen/5x16-minmax-fma3-broadcast.c",
3873 "src/f32-gemm/gen/5x16s4-minmax-fma3-broadcast.c",
3874 "src/f32-gemm/gen/6x8-minmax-fma3-broadcast.c",
3875 "src/f32-gemm/gen/7x8-minmax-fma3-broadcast.c",
3876 "src/f32-gemm/gen/8x8-minmax-fma3-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003877 "src/f32-igemm/gen/1x8-minmax-fma3-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003878 "src/f32-igemm/gen/1x16-minmax-fma3-broadcast.c",
3879 "src/f32-igemm/gen/1x16s4-minmax-fma3-broadcast.c",
3880 "src/f32-igemm/gen/3x16-minmax-fma3-broadcast.c",
3881 "src/f32-igemm/gen/3x16s4-minmax-fma3-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003882 "src/f32-igemm/gen/4x8-minmax-fma3-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003883 "src/f32-igemm/gen/4x16-minmax-fma3-broadcast.c",
3884 "src/f32-igemm/gen/4x16s4-minmax-fma3-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003885 "src/f32-igemm/gen/5x8-minmax-fma3-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003886 "src/f32-igemm/gen/5x16-minmax-fma3-broadcast.c",
3887 "src/f32-igemm/gen/5x16s4-minmax-fma3-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07003888 "src/f32-igemm/gen/6x8-minmax-fma3-broadcast.c",
3889 "src/f32-igemm/gen/7x8-minmax-fma3-broadcast.c",
3890 "src/f32-igemm/gen/8x8-minmax-fma3-broadcast.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07003891 "src/f32-vhswish/gen/vhswish-fma3-x8.c",
3892 "src/f32-vhswish/gen/vhswish-fma3-x16.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -07003893 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x8.c",
3894 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x16.c",
3895 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x24.c",
3896 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x32.c",
3897 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x40.c",
3898 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x48.c",
3899 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x56.c",
3900 "src/f32-vsqrt/gen/fma3-nr1fma1adj-x64.c",
Marat Dukhan84000762020-06-29 18:38:43 -07003901 "src/math/sqrt-fma3-nr1fma.c",
Marat Dukhan84000762020-06-29 18:38:43 -07003902 "src/math/sqrt-fma3-nr1fma1adj.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003903 "src/math/sqrt-fma3-nr2fma.c",
Marat Dukhanfda12b82019-11-21 12:27:59 -08003904]
3905
Marat Dukhan6adff4e2019-10-14 18:32:07 -07003906AVX2_UKERNELS = [
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003907 "src/f32-raddexpminusmax/gen/avx2-p5-x64-acc2.c",
3908 "src/f32-raddexpminusmax/gen/avx2-p5-x64-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003909 "src/f32-raddexpminusmax/gen/avx2-p5-x64.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003910 "src/f32-raddexpminusmax/gen/avx2-p5-x72-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003911 "src/f32-raddexpminusmax/gen/avx2-p5-x72.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003912 "src/f32-raddexpminusmax/gen/avx2-p5-x80-acc2.c",
3913 "src/f32-raddexpminusmax/gen/avx2-p5-x80-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003914 "src/f32-raddexpminusmax/gen/avx2-p5-x80.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003915 "src/f32-raddexpminusmax/gen/avx2-p5-x96-acc2.c",
3916 "src/f32-raddexpminusmax/gen/avx2-p5-x96-acc3.c",
3917 "src/f32-raddexpminusmax/gen/avx2-p5-x96-acc6.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003918 "src/f32-raddexpminusmax/gen/avx2-p5-x96.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003919 "src/f32-raddextexp/gen/avx2-p5-x64-acc2.c",
3920 "src/f32-raddextexp/gen/avx2-p5-x64-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003921 "src/f32-raddextexp/gen/avx2-p5-x64.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003922 "src/f32-raddextexp/gen/avx2-p5-x72-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003923 "src/f32-raddextexp/gen/avx2-p5-x72.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003924 "src/f32-raddextexp/gen/avx2-p5-x80-acc2.c",
3925 "src/f32-raddextexp/gen/avx2-p5-x80-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003926 "src/f32-raddextexp/gen/avx2-p5-x80.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003927 "src/f32-raddextexp/gen/avx2-p5-x96-acc2.c",
3928 "src/f32-raddextexp/gen/avx2-p5-x96-acc3.c",
3929 "src/f32-raddextexp/gen/avx2-p5-x96-acc6.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003930 "src/f32-raddextexp/gen/avx2-p5-x96.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003931 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x64-acc2.c",
3932 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x64-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003933 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x64.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003934 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x72-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003935 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x72.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003936 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x80-acc2.c",
3937 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x80-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003938 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x80.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003939 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc2.c",
3940 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc3.c",
3941 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc6.c",
Frank Barchard04336c12020-10-22 16:48:55 -07003942 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08003943 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x8.c",
3944 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x16.c",
3945 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x24.c",
3946 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x32.c",
3947 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x40.c",
3948 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x48.c",
3949 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x56.c",
3950 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x64.c",
3951 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x72.c",
3952 "src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x80.c",
3953 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x8.c",
3954 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x16.c",
3955 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x24.c",
3956 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x32.c",
3957 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x40.c",
3958 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x48.c",
3959 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x56.c",
3960 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x64.c",
3961 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x72.c",
3962 "src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x80.c",
3963 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x8.c",
3964 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x16.c",
3965 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x24.c",
3966 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x32.c",
3967 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x40.c",
3968 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x48.c",
3969 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x56.c",
3970 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x64.c",
3971 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x72.c",
3972 "src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x80.c",
3973 "src/f32-velu/gen/velu-avx2-rr1-p6-x8.c",
3974 "src/f32-velu/gen/velu-avx2-rr1-p6-x16.c",
3975 "src/f32-velu/gen/velu-avx2-rr1-p6-x24.c",
3976 "src/f32-velu/gen/velu-avx2-rr1-p6-x32.c",
3977 "src/f32-velu/gen/velu-avx2-rr1-p6-x40.c",
3978 "src/f32-velu/gen/velu-avx2-rr1-p6-x48.c",
3979 "src/f32-velu/gen/velu-avx2-rr1-p6-x56.c",
3980 "src/f32-velu/gen/velu-avx2-rr1-p6-x64.c",
3981 "src/f32-velu/gen/velu-avx2-rr1-p6-x72.c",
3982 "src/f32-velu/gen/velu-avx2-rr1-p6-x80.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08003983 "src/f32-vscaleexpminusmax/gen/avx2-p5-x8.c",
3984 "src/f32-vscaleexpminusmax/gen/avx2-p5-x16.c",
3985 "src/f32-vscaleexpminusmax/gen/avx2-p5-x24.c",
3986 "src/f32-vscaleexpminusmax/gen/avx2-p5-x32.c",
3987 "src/f32-vscaleexpminusmax/gen/avx2-p5-x40.c",
3988 "src/f32-vscaleexpminusmax/gen/avx2-p5-x48.c",
3989 "src/f32-vscaleexpminusmax/gen/avx2-p5-x56.c",
3990 "src/f32-vscaleexpminusmax/gen/avx2-p5-x64.c",
3991 "src/f32-vscaleexpminusmax/gen/avx2-p5-x72.c",
3992 "src/f32-vscaleexpminusmax/gen/avx2-p5-x80.c",
3993 "src/f32-vscaleexpminusmax/gen/avx2-p5-x88.c",
3994 "src/f32-vscaleexpminusmax/gen/avx2-p5-x96.c",
3995 "src/f32-vscaleextexp/gen/avx2-p5-x8.c",
3996 "src/f32-vscaleextexp/gen/avx2-p5-x16.c",
3997 "src/f32-vscaleextexp/gen/avx2-p5-x24.c",
3998 "src/f32-vscaleextexp/gen/avx2-p5-x32.c",
3999 "src/f32-vscaleextexp/gen/avx2-p5-x40.c",
4000 "src/f32-vscaleextexp/gen/avx2-p5-x48.c",
4001 "src/f32-vscaleextexp/gen/avx2-p5-x56.c",
4002 "src/f32-vscaleextexp/gen/avx2-p5-x64.c",
4003 "src/f32-vscaleextexp/gen/avx2-p5-x72.c",
4004 "src/f32-vscaleextexp/gen/avx2-p5-x80.c",
4005 "src/f32-vscaleextexp/gen/avx2-p5-x88.c",
4006 "src/f32-vscaleextexp/gen/avx2-p5-x96.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07004007 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x8.c",
4008 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x16.c",
4009 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x24.c",
4010 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x32.c",
4011 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x40.c",
4012 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x48.c",
4013 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x56.c",
4014 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x64.c",
4015 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x72.c",
4016 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x80.c",
4017 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x8.c",
4018 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x16.c",
4019 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x24.c",
4020 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x32.c",
4021 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x40.c",
4022 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x48.c",
4023 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x56.c",
4024 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x64.c",
4025 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x72.c",
4026 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x80.c",
4027 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x8.c",
4028 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x16.c",
4029 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x24.c",
4030 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x32.c",
4031 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x40.c",
4032 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x48.c",
4033 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x56.c",
4034 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x64.c",
4035 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x72.c",
4036 "src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x80.c",
Marat Dukhanb7633f22020-11-20 16:34:56 -08004037 "src/math/exp-avx2-rr2-lut8-p3-perm.c",
4038 "src/math/exp-avx2-rr2-lut8-p4-perm.c",
4039 "src/math/exp-avx2-rr2-p5.c",
Marat Dukhande390d42020-11-29 19:32:18 -08004040 "src/math/expm1minus-avx2-rr1-lut4-p4-perm.c",
4041 "src/math/expm1minus-avx2-rr1-lut8-p4-perm.c",
4042 "src/math/expm1minus-avx2-rr1-lut16-p3-gather.c",
4043 "src/math/expm1minus-avx2-rr1-p6.c",
Frank Barcharde7223ee2020-12-04 19:04:01 -08004044 "src/math/expminus-avx2-rr2-p5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004045 "src/math/extexp-avx2-p5.c",
4046 "src/math/sigmoid-avx2-rr1-lut64-p2-gather-div.c",
4047 "src/math/sigmoid-avx2-rr1-lut64-p2-gather-nr1fma.c",
4048 "src/math/sigmoid-avx2-rr1-lut64-p2-gather-nr2fma.c",
4049 "src/math/sigmoid-avx2-rr1-lut64-p2-gather-nr2fma1adj.c",
4050 "src/math/sigmoid-avx2-rr1-p5-div.c",
4051 "src/math/sigmoid-avx2-rr1-p5-nr1fma.c",
4052 "src/math/sigmoid-avx2-rr1-p5-nr2fma.c",
4053 "src/math/sigmoid-avx2-rr2-lut64-p2-gather-div.c",
4054 "src/math/sigmoid-avx2-rr2-lut64-p2-gather-nr1fma.c",
4055 "src/math/sigmoid-avx2-rr2-lut64-p2-gather-nr2fma.c",
4056 "src/math/sigmoid-avx2-rr2-lut64-p2-gather-nr2fma1adj.c",
4057 "src/math/sigmoid-avx2-rr2-p5-div.c",
4058 "src/math/sigmoid-avx2-rr2-p5-nr1fma.c",
4059 "src/math/sigmoid-avx2-rr2-p5-nr2fma.c",
Marat Dukhan82286892021-06-04 17:27:27 -07004060 "src/qc8-dwconv/gen/up8x9-minmax-fp32-avx2-mul32.c",
4061 "src/qc8-dwconv/gen/up8x25-minmax-fp32-avx2-mul32.c",
4062 "src/qc8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16.c",
4063 "src/qc8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c",
4064 "src/qc8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16.c",
4065 "src/qc8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c",
4066 "src/qc8-dwconv/gen/up24x9-minmax-fp32-avx2-mul32.c",
4067 "src/qc8-dwconv/gen/up24x25-minmax-fp32-avx2-mul32.c",
4068 "src/qc8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16.c",
4069 "src/qc8-dwconv/gen/up32x9-minmax-fp32-avx2-mul32.c",
4070 "src/qc8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16.c",
4071 "src/qc8-dwconv/gen/up32x25-minmax-fp32-avx2-mul32.c",
Marat Dukhan0b043742021-06-02 18:29:11 -07004072 "src/qc8-gemm/gen/1x8c8-minmax-fp32-avx2.c",
4073 "src/qc8-gemm/gen/1x8c8-xw-minmax-fp32-avx2.c",
4074 "src/qc8-gemm/gen/2x8c8-minmax-fp32-avx2.c",
4075 "src/qc8-gemm/gen/2x8c8-xw-minmax-fp32-avx2.c",
4076 "src/qc8-gemm/gen/3x8c8-minmax-fp32-avx2.c",
4077 "src/qc8-gemm/gen/3x8c8-xw-minmax-fp32-avx2.c",
Marat Dukhane06c8132021-06-03 08:59:11 -07004078 "src/qc8-igemm/gen/1x8c8-minmax-fp32-avx2.c",
4079 "src/qc8-igemm/gen/2x8c8-minmax-fp32-avx2.c",
4080 "src/qc8-igemm/gen/3x8c8-minmax-fp32-avx2.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004081 "src/qs8-dwconv/gen/up8x9-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004082 "src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004083 "src/qs8-dwconv/gen/up8x25-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004084 "src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004085 "src/qs8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004086 "src/qs8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004087 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-avx2-mul16.c",
4088 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004089 "src/qs8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004090 "src/qs8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004091 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-avx2-mul16.c",
4092 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004093 "src/qs8-dwconv/gen/up24x9-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004094 "src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004095 "src/qs8-dwconv/gen/up24x25-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004096 "src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004097 "src/qs8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004098 "src/qs8-dwconv/gen/up32x9-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004099 "src/qs8-dwconv/gen/up32x9-minmax-gemmlowp-avx2-mul16.c",
4100 "src/qs8-dwconv/gen/up32x9-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004101 "src/qs8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004102 "src/qs8-dwconv/gen/up32x25-minmax-fp32-avx2-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004103 "src/qs8-dwconv/gen/up32x25-minmax-gemmlowp-avx2-mul16.c",
4104 "src/qs8-dwconv/gen/up32x25-minmax-gemmlowp-avx2-mul32.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004105 "src/qs8-gemm/gen/1x8c8-minmax-fp32-avx2.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004106 "src/qs8-gemm/gen/1x8c8-minmax-gemmlowp-avx2.c",
Marat Dukhan0b043742021-06-02 18:29:11 -07004107 "src/qs8-gemm/gen/1x8c8-xw-minmax-fp32-avx2.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07004108 "src/qs8-gemm/gen/1x8c8-xw-minmax-gemmlowp-avx2.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004109 "src/qs8-gemm/gen/2x8c8-minmax-fp32-avx2.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004110 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-avx2.c",
Marat Dukhan0b043742021-06-02 18:29:11 -07004111 "src/qs8-gemm/gen/2x8c8-xw-minmax-fp32-avx2.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07004112 "src/qs8-gemm/gen/2x8c8-xw-minmax-gemmlowp-avx2.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004113 "src/qs8-gemm/gen/3x8c8-minmax-fp32-avx2.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004114 "src/qs8-gemm/gen/3x8c8-minmax-gemmlowp-avx2.c",
Marat Dukhan0b043742021-06-02 18:29:11 -07004115 "src/qs8-gemm/gen/3x8c8-xw-minmax-fp32-avx2.c",
Marat Dukhand65d20e2021-05-24 16:59:51 -07004116 "src/qs8-gemm/gen/3x8c8-xw-minmax-gemmlowp-avx2.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004117 "src/qs8-igemm/gen/1x8c8-minmax-fp32-avx2.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004118 "src/qs8-igemm/gen/1x8c8-minmax-gemmlowp-avx2.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004119 "src/qs8-igemm/gen/2x8c8-minmax-fp32-avx2.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004120 "src/qs8-igemm/gen/2x8c8-minmax-gemmlowp-avx2.c",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07004121 "src/qs8-igemm/gen/3x8c8-minmax-fp32-avx2.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004122 "src/qs8-igemm/gen/3x8c8-minmax-gemmlowp-avx2.c",
Marat Dukhane6dc0b62020-09-08 23:57:14 -07004123 "src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x8.c",
4124 "src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x16.c",
4125 "src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x24.c",
4126 "src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x32.c",
4127 "src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x8.c",
4128 "src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x16.c",
4129 "src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x24.c",
4130 "src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x32.c",
Marat Dukhan09c312b2021-07-09 00:45:04 -07004131 "src/qu8-dwconv/gen/up8x9-minmax-fp32-avx2-mul32.c",
4132 "src/qu8-dwconv/gen/up8x25-minmax-fp32-avx2-mul32.c",
4133 "src/qu8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c",
4134 "src/qu8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c",
4135 "src/qu8-dwconv/gen/up32x9-minmax-fp32-avx2-mul32.c",
4136 "src/qu8-dwconv/gen/up32x25-minmax-fp32-avx2-mul32.c",
Marat Dukhan902ef7f2021-07-02 16:11:06 -07004137 "src/qu8-gemm/gen/1x8c8-minmax-fp32-avx2.c",
4138 "src/qu8-gemm/gen/2x8c8-minmax-fp32-avx2.c",
4139 "src/qu8-gemm/gen/3x8c8-minmax-fp32-avx2.c",
4140 "src/qu8-igemm/gen/1x8c8-minmax-fp32-avx2.c",
4141 "src/qu8-igemm/gen/2x8c8-minmax-fp32-avx2.c",
4142 "src/qu8-igemm/gen/3x8c8-minmax-fp32-avx2.c",
Marat Dukhan6adff4e2019-10-14 18:32:07 -07004143]
4144
Marat Dukhan08c4a432019-10-03 09:29:21 -07004145AVX512F_UKERNELS = [
Marat Dukhan1c587112020-04-08 20:04:28 -07004146 "src/f32-dwconv/gen/up16x4-minmax-avx512f-acc2.c",
4147 "src/f32-dwconv/gen/up16x4-minmax-avx512f.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07004148 "src/f32-dwconv/gen/up16x9-minmax-avx512f-acc2.c",
4149 "src/f32-dwconv/gen/up16x9-minmax-avx512f.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07004150 "src/f32-dwconv/gen/up16x25-minmax-avx512f-acc2.c",
4151 "src/f32-dwconv/gen/up16x25-minmax-avx512f.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004152 "src/f32-dwconv/gen/up32x4-minmax-avx512f-acc2.c",
4153 "src/f32-dwconv/gen/up32x4-minmax-avx512f.c",
4154 "src/f32-dwconv/gen/up32x9-minmax-avx512f-acc2.c",
4155 "src/f32-dwconv/gen/up32x9-minmax-avx512f.c",
4156 "src/f32-dwconv/gen/up32x25-minmax-avx512f-acc2.c",
4157 "src/f32-dwconv/gen/up32x25-minmax-avx512f.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07004158 "src/f32-gemm/gen-inc/1x16inc-minmax-avx512f-broadcast.c",
4159 "src/f32-gemm/gen-inc/4x16inc-minmax-avx512f-broadcast.c",
4160 "src/f32-gemm/gen-inc/5x16inc-minmax-avx512f-broadcast.c",
4161 "src/f32-gemm/gen-inc/6x16inc-minmax-avx512f-broadcast.c",
4162 "src/f32-gemm/gen-inc/7x16inc-minmax-avx512f-broadcast.c",
4163 "src/f32-gemm/gen-inc/8x16inc-minmax-avx512f-broadcast.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004164 "src/f32-gemm/gen/1x16-minmax-avx512f-broadcast.c",
4165 "src/f32-gemm/gen/4x16-minmax-avx512f-broadcast.c",
4166 "src/f32-gemm/gen/5x16-minmax-avx512f-broadcast.c",
4167 "src/f32-gemm/gen/6x16-minmax-avx512f-broadcast.c",
4168 "src/f32-gemm/gen/7x16-minmax-avx512f-broadcast.c",
4169 "src/f32-gemm/gen/8x16-minmax-avx512f-broadcast.c",
Marat Dukhan1c587112020-04-08 20:04:28 -07004170 "src/f32-igemm/gen/1x16-minmax-avx512f-broadcast.c",
4171 "src/f32-igemm/gen/4x16-minmax-avx512f-broadcast.c",
4172 "src/f32-igemm/gen/5x16-minmax-avx512f-broadcast.c",
4173 "src/f32-igemm/gen/6x16-minmax-avx512f-broadcast.c",
4174 "src/f32-igemm/gen/7x16-minmax-avx512f-broadcast.c",
4175 "src/f32-igemm/gen/8x16-minmax-avx512f-broadcast.c",
Marat Dukhan90eca0a2020-03-11 00:52:23 -07004176 "src/f32-prelu/gen/avx512f-2x16.c",
4177 "src/f32-prelu/gen/avx512f-2x32.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004178 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128-acc2.c",
4179 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004180 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004181 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004182 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x144.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004183 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160-acc2.c",
4184 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004185 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004186 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc2.c",
4187 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c",
4188 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc6.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004189 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004190 "src/f32-raddextexp/gen/avx512f-p5-scalef-x128-acc2.c",
4191 "src/f32-raddextexp/gen/avx512f-p5-scalef-x128-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004192 "src/f32-raddextexp/gen/avx512f-p5-scalef-x128.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004193 "src/f32-raddextexp/gen/avx512f-p5-scalef-x144-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004194 "src/f32-raddextexp/gen/avx512f-p5-scalef-x144.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004195 "src/f32-raddextexp/gen/avx512f-p5-scalef-x160-acc2.c",
4196 "src/f32-raddextexp/gen/avx512f-p5-scalef-x160-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004197 "src/f32-raddextexp/gen/avx512f-p5-scalef-x160.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004198 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc2.c",
4199 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc3.c",
4200 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc6.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004201 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004202 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128-acc2.c",
4203 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128-acc4.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004204 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004205 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004206 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x144.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004207 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160-acc2.c",
4208 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160-acc5.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004209 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004210 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc2.c",
4211 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c",
4212 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc6.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004213 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004214 "src/f32-rmax/avx512f.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07004215 "src/f32-vbinary/gen/vadd-minmax-avx512f-x16.c",
4216 "src/f32-vbinary/gen/vadd-minmax-avx512f-x32.c",
4217 "src/f32-vbinary/gen/vaddc-minmax-avx512f-x16.c",
4218 "src/f32-vbinary/gen/vaddc-minmax-avx512f-x32.c",
4219 "src/f32-vbinary/gen/vdiv-minmax-avx512f-x16.c",
4220 "src/f32-vbinary/gen/vdiv-minmax-avx512f-x32.c",
4221 "src/f32-vbinary/gen/vdivc-minmax-avx512f-x16.c",
4222 "src/f32-vbinary/gen/vdivc-minmax-avx512f-x32.c",
Marat Dukhan9a88efe2019-12-10 15:54:24 -08004223 "src/f32-vbinary/gen/vmax-avx512f-x16.c",
4224 "src/f32-vbinary/gen/vmax-avx512f-x32.c",
4225 "src/f32-vbinary/gen/vmaxc-avx512f-x16.c",
4226 "src/f32-vbinary/gen/vmaxc-avx512f-x32.c",
4227 "src/f32-vbinary/gen/vmin-avx512f-x16.c",
4228 "src/f32-vbinary/gen/vmin-avx512f-x32.c",
4229 "src/f32-vbinary/gen/vminc-avx512f-x16.c",
4230 "src/f32-vbinary/gen/vminc-avx512f-x32.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07004231 "src/f32-vbinary/gen/vmul-minmax-avx512f-x16.c",
4232 "src/f32-vbinary/gen/vmul-minmax-avx512f-x32.c",
4233 "src/f32-vbinary/gen/vmulc-minmax-avx512f-x16.c",
4234 "src/f32-vbinary/gen/vmulc-minmax-avx512f-x32.c",
4235 "src/f32-vbinary/gen/vrdivc-minmax-avx512f-x16.c",
4236 "src/f32-vbinary/gen/vrdivc-minmax-avx512f-x32.c",
4237 "src/f32-vbinary/gen/vrsubc-minmax-avx512f-x16.c",
4238 "src/f32-vbinary/gen/vrsubc-minmax-avx512f-x32.c",
Marat Dukhan13bafb02020-06-05 00:43:11 -07004239 "src/f32-vbinary/gen/vsqrdiff-avx512f-x16.c",
4240 "src/f32-vbinary/gen/vsqrdiff-avx512f-x32.c",
4241 "src/f32-vbinary/gen/vsqrdiffc-avx512f-x16.c",
4242 "src/f32-vbinary/gen/vsqrdiffc-avx512f-x32.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -07004243 "src/f32-vbinary/gen/vsub-minmax-avx512f-x16.c",
4244 "src/f32-vbinary/gen/vsub-minmax-avx512f-x32.c",
4245 "src/f32-vbinary/gen/vsubc-minmax-avx512f-x16.c",
4246 "src/f32-vbinary/gen/vsubc-minmax-avx512f-x32.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07004247 "src/f32-vclamp/gen/vclamp-avx512f-x16.c",
4248 "src/f32-vclamp/gen/vclamp-avx512f-x32.c",
Marat Dukhaned6baaf2020-12-01 15:07:08 -08004249 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x16.c",
4250 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x32.c",
4251 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x48.c",
4252 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x64.c",
4253 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x80.c",
4254 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x96.c",
4255 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x112.c",
4256 "src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x128.c",
4257 "src/f32-velu/gen/velu-avx512f-rr1-p6-x16.c",
4258 "src/f32-velu/gen/velu-avx512f-rr1-p6-x32.c",
4259 "src/f32-velu/gen/velu-avx512f-rr1-p6-x48.c",
4260 "src/f32-velu/gen/velu-avx512f-rr1-p6-x64.c",
4261 "src/f32-velu/gen/velu-avx512f-rr1-p6-x80.c",
4262 "src/f32-velu/gen/velu-avx512f-rr1-p6-x96.c",
4263 "src/f32-velu/gen/velu-avx512f-rr1-p6-x112.c",
4264 "src/f32-velu/gen/velu-avx512f-rr1-p6-x128.c",
Marat Dukhan6674d692021-05-05 22:27:00 -07004265 "src/f32-vhswish/gen/vhswish-avx512f-x16.c",
4266 "src/f32-vhswish/gen/vhswish-avx512f-x32.c",
Marat Dukhan19dd91d2020-07-16 11:12:44 -07004267 "src/f32-vlrelu/gen/vlrelu-avx512f-x16.c",
4268 "src/f32-vlrelu/gen/vlrelu-avx512f-x32.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07004269 "src/f32-vrelu/gen/vrelu-avx512f-x16.c",
4270 "src/f32-vrelu/gen/vrelu-avx512f-x32.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004271 "src/f32-vrnd/gen/vrndd-avx512f-x16.c",
4272 "src/f32-vrnd/gen/vrndd-avx512f-x32.c",
4273 "src/f32-vrnd/gen/vrndne-avx512f-x16.c",
4274 "src/f32-vrnd/gen/vrndne-avx512f-x32.c",
4275 "src/f32-vrnd/gen/vrndu-avx512f-x16.c",
4276 "src/f32-vrnd/gen/vrndu-avx512f-x32.c",
4277 "src/f32-vrnd/gen/vrndz-avx512f-x16.c",
4278 "src/f32-vrnd/gen/vrndz-avx512f-x32.c",
Frank Barchardbeca6522020-10-30 22:34:35 -07004279 "src/f32-vscale/avx512f-x64.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -08004280 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x16.c",
4281 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x32.c",
4282 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x48.c",
4283 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x64.c",
4284 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x80.c",
4285 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x96.c",
4286 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x112.c",
4287 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x128.c",
4288 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x144.c",
4289 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x160.c",
4290 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x176.c",
4291 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x192.c",
4292 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x16.c",
4293 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x32.c",
4294 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x48.c",
4295 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x64.c",
4296 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x80.c",
4297 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x96.c",
4298 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x112.c",
4299 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x128.c",
4300 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x144.c",
4301 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x160.c",
4302 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x176.c",
4303 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x192.c",
Marat Dukhanb1eec082021-05-05 23:24:55 -07004304 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x16.c",
4305 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x32.c",
4306 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x48.c",
4307 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x64.c",
4308 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x80.c",
4309 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x96.c",
4310 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x112.c",
4311 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x128.c",
4312 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x16.c",
4313 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x32.c",
4314 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x48.c",
4315 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x64.c",
4316 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x80.c",
4317 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x96.c",
4318 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x112.c",
4319 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x128.c",
4320 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x16.c",
4321 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x32.c",
4322 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x48.c",
4323 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x64.c",
4324 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x80.c",
4325 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x96.c",
4326 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x112.c",
4327 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x128.c",
4328 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x16.c",
4329 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x32.c",
4330 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x48.c",
4331 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x64.c",
4332 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x80.c",
4333 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x96.c",
4334 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x112.c",
4335 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x128.c",
4336 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x16.c",
4337 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x32.c",
4338 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x48.c",
4339 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x64.c",
4340 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x80.c",
4341 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x96.c",
4342 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x112.c",
4343 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x128.c",
4344 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x16.c",
4345 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x32.c",
4346 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x48.c",
4347 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x64.c",
4348 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x80.c",
4349 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x96.c",
4350 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x112.c",
4351 "src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x128.c",
Marat Dukhanf4db2f32020-06-30 10:55:30 -07004352 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x16.c",
4353 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x32.c",
4354 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x48.c",
4355 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x64.c",
4356 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x80.c",
4357 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x96.c",
4358 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x112.c",
4359 "src/f32-vsqrt/gen/avx512f-nr1fma1adj-x128.c",
Marat Dukhan5020b962020-06-08 13:30:10 -07004360 "src/f32-vunary/gen/vabs-avx512f-x16.c",
4361 "src/f32-vunary/gen/vabs-avx512f-x32.c",
4362 "src/f32-vunary/gen/vneg-avx512f-x16.c",
4363 "src/f32-vunary/gen/vneg-avx512f-x32.c",
4364 "src/f32-vunary/gen/vsqr-avx512f-x16.c",
4365 "src/f32-vunary/gen/vsqr-avx512f-x32.c",
Marat Dukhanb7633f22020-11-20 16:34:56 -08004366 "src/math/exp-avx512f-rr2-lut16-p3-perm-scalef.c",
4367 "src/math/exp-avx512f-rr2-lut16-p3-perm.c",
4368 "src/math/exp-avx512f-rr2-lut32-p2-perm2-scalef.c",
4369 "src/math/exp-avx512f-rr2-lut32-p2-perm2.c",
4370 "src/math/exp-avx512f-rr2-p5-scalef.c",
4371 "src/math/exp-avx512f-rr2-p5.c",
Marat Dukhande390d42020-11-29 19:32:18 -08004372 "src/math/expm1minus-avx512f-rr1-lut16-p3-perm.c",
4373 "src/math/expm1minus-avx512f-rr1-p6.c",
Marat Dukhan98ba4412019-10-23 02:14:28 -07004374 "src/math/extexp-avx512f-p5.c",
Marat Dukhan6a34c5f2020-09-22 21:44:15 -07004375 "src/math/sigmoid-avx512f-rr1-lut16-p3-perm-scalef-div.c",
Marat Dukhan6a34c5f2020-09-22 21:44:15 -07004376 "src/math/sigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004377 "src/math/sigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma1adj.c",
Marat Dukhan6a34c5f2020-09-22 21:44:15 -07004378 "src/math/sigmoid-avx512f-rr1-lut32-p2-perm2-scalef-div.c",
Marat Dukhan6a34c5f2020-09-22 21:44:15 -07004379 "src/math/sigmoid-avx512f-rr1-lut32-p2-perm2-scalef-nr1fma.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004380 "src/math/sigmoid-avx512f-rr1-lut32-p2-perm2-scalef-nr1fma1adj.c",
Marat Dukhan36173d22020-10-15 17:14:26 -07004381 "src/math/sigmoid-avx512f-rr1-lut64-p2-gather-scalef-div.c",
Marat Dukhan36173d22020-10-15 17:14:26 -07004382 "src/math/sigmoid-avx512f-rr1-lut64-p2-gather-scalef-nr1fma.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004383 "src/math/sigmoid-avx512f-rr1-lut64-p2-gather-scalef-nr1fma1adj.c",
4384 "src/math/sigmoid-avx512f-rr1-p5-scalef-div.c",
4385 "src/math/sigmoid-avx512f-rr1-p5-scalef-nr1fma.c",
4386 "src/math/sigmoid-avx512f-rr1-p5-scalef-nr1fma1adj.c",
4387 "src/math/sigmoid-avx512f-rr2-lut16-p3-perm-scalef-div.c",
4388 "src/math/sigmoid-avx512f-rr2-lut16-p3-perm-scalef-nr1fma.c",
4389 "src/math/sigmoid-avx512f-rr2-lut16-p3-perm-scalef-nr1fma1adj.c",
4390 "src/math/sigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div.c",
4391 "src/math/sigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma.c",
4392 "src/math/sigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma1adj.c",
Marat Dukhan36173d22020-10-15 17:14:26 -07004393 "src/math/sigmoid-avx512f-rr2-lut64-p2-gather-scalef-div.c",
Marat Dukhan36173d22020-10-15 17:14:26 -07004394 "src/math/sigmoid-avx512f-rr2-lut64-p2-gather-scalef-nr1fma.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004395 "src/math/sigmoid-avx512f-rr2-lut64-p2-gather-scalef-nr1fma1adj.c",
4396 "src/math/sigmoid-avx512f-rr2-p5-scalef-div.c",
4397 "src/math/sigmoid-avx512f-rr2-p5-scalef-nr1fma.c",
4398 "src/math/sigmoid-avx512f-rr2-p5-scalef-nr1fma1adj.c",
Marat Dukhan84000762020-06-29 18:38:43 -07004399 "src/math/sqrt-avx512f-nr1fma.c",
Marat Dukhan84000762020-06-29 18:38:43 -07004400 "src/math/sqrt-avx512f-nr1fma1adj.c",
Frank Barchard04336c12020-10-22 16:48:55 -07004401 "src/math/sqrt-avx512f-nr2fma.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004402]
4403
Marat Dukhanbb00b1d2020-08-10 11:37:23 -07004404AVX512SKX_UKERNELS = [
Marat Dukhan98042f22021-06-15 00:43:13 -07004405 "src/qc8-dwconv/gen/up16x9-minmax-fp32-avx512skx-mul32.c",
4406 "src/qc8-dwconv/gen/up16x25-minmax-fp32-avx512skx-mul32.c",
4407 "src/qc8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c",
4408 "src/qc8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c",
Marat Dukhanc3e3f1c2021-06-03 09:56:16 -07004409 "src/qc8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c",
4410 "src/qc8-gemm/gen/2x16c8-minmax-fp32-avx512skx.c",
4411 "src/qc8-gemm/gen/3x16c8-minmax-fp32-avx512skx.c",
4412 "src/qc8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c",
4413 "src/qc8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c",
4414 "src/qc8-igemm/gen/2x16c8-minmax-fp32-avx512skx.c",
4415 "src/qc8-igemm/gen/3x16c8-minmax-fp32-avx512skx.c",
4416 "src/qc8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004417 "src/qs8-dwconv/gen/up16x9-minmax-fp32-avx512skx-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004418 "src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-avx512skx-mul32.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004419 "src/qs8-dwconv/gen/up16x25-minmax-fp32-avx512skx-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004420 "src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-avx512skx-mul32.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004421 "src/qs8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004422 "src/qs8-dwconv/gen/up32x9-minmax-gemmlowp-avx512skx-mul32.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004423 "src/qs8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004424 "src/qs8-dwconv/gen/up32x25-minmax-gemmlowp-avx512skx-mul32.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004425 "src/qs8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004426 "src/qs8-gemm/gen/1x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004427 "src/qs8-gemm/gen/2x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004428 "src/qs8-gemm/gen/2x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004429 "src/qs8-gemm/gen/3x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004430 "src/qs8-gemm/gen/3x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004431 "src/qs8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004432 "src/qs8-gemm/gen/4x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004433 "src/qs8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004434 "src/qs8-igemm/gen/1x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004435 "src/qs8-igemm/gen/2x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004436 "src/qs8-igemm/gen/2x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004437 "src/qs8-igemm/gen/3x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004438 "src/qs8-igemm/gen/3x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhan71855ee2021-05-25 19:05:06 -07004439 "src/qs8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c",
Frank Barchardd208bec2021-05-28 11:36:39 -07004440 "src/qs8-igemm/gen/4x16c8-minmax-gemmlowp-avx512skx.c",
Marat Dukhancfd606b2021-07-09 01:18:45 -07004441 "src/qu8-dwconv/gen/up16x9-minmax-fp32-avx512skx-mul32.c",
4442 "src/qu8-dwconv/gen/up16x25-minmax-fp32-avx512skx-mul32.c",
4443 "src/qu8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c",
4444 "src/qu8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c",
Marat Dukhan3cf2e222021-07-08 11:38:45 -07004445 "src/qu8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c",
4446 "src/qu8-gemm/gen/2x16c8-minmax-fp32-avx512skx.c",
4447 "src/qu8-gemm/gen/3x16c8-minmax-fp32-avx512skx.c",
4448 "src/qu8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c",
4449 "src/qu8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c",
4450 "src/qu8-igemm/gen/2x16c8-minmax-fp32-avx512skx.c",
4451 "src/qu8-igemm/gen/3x16c8-minmax-fp32-avx512skx.c",
4452 "src/qu8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c",
Marat Dukhanbb00b1d2020-08-10 11:37:23 -07004453]
4454
Frank Barchardbcedc082020-08-17 18:00:51 -07004455WASM32_ASM_UKERNELS = [
Marat Dukhan6674d692021-05-05 22:27:00 -07004456 "src/f32-vrelu/wasm_shr_x1.S",
4457 "src/f32-vrelu/wasm_shr_x2.S",
4458 "src/f32-vrelu/wasm_shr_x4.S",
Frank Barchardbcedc082020-08-17 18:00:51 -07004459]
4460
Marat Dukhan08c4a432019-10-03 09:29:21 -07004461AARCH32_ASM_UKERNELS = [
Marat Dukhan32f93812020-05-17 20:31:21 -07004462 "src/f32-gemm/4x4-aarch32-vfp-ld64.S",
Marat Dukhan3b98f6b2020-05-17 10:09:22 -07004463 "src/f32-gemm/4x4-minmax-aarch32-vfp-ld64.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004464 "src/f32-gemm/4x8-minmax-aarch32-neon-cortex-a53.S",
4465 "src/f32-gemm/4x8-minmax-aarch32-neon-cortex-a55.S",
Frank Barchard490febe2020-07-16 18:42:17 -07004466 "src/f32-gemm/gen/4x8-minmax-aarch32-neon-cortex-a7.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004467 "src/f32-gemm/gen/4x8-minmax-aarch32-neon-cortex-a75.S",
Frank Barchard569561d2020-06-17 13:11:12 -07004468 "src/f32-gemm/gen/4x8-minmax-aarch32-neon-ld64.S",
Frank Barchard490febe2020-07-16 18:42:17 -07004469 "src/f32-gemm/gen/4x8-minmax-aarch32-neon-pld-cortex-a75.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004470 "src/f32-igemm/4x8-minmax-aarch32-neon-cortex-a53.S",
4471 "src/f32-igemm/4x8-minmax-aarch32-neon-cortex-a55.S",
Frank Barchard490febe2020-07-16 18:42:17 -07004472 "src/f32-igemm/gen/4x8-minmax-aarch32-neon-cortex-a7.S",
4473 "src/f32-igemm/gen/4x8-minmax-aarch32-neon-cortex-a75.S",
4474 "src/f32-igemm/gen/4x8-minmax-aarch32-neon-ld64.S",
4475 "src/f32-igemm/gen/4x8-minmax-aarch32-neon-pld-cortex-a75.S",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004476]
4477
4478AARCH64_ASM_UKERNELS = [
Frank Barchardbddfbcd2020-04-15 12:32:41 -07004479 "src/f16-gemm/gen-inc/1x8inc-minmax-aarch64-neonfp16arith-ld64.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004480 "src/f16-gemm/gen-inc/1x16inc-minmax-aarch64-neonfp16arith-ld32.S",
Frank Barchardbddfbcd2020-04-15 12:32:41 -07004481 "src/f16-gemm/gen-inc/4x8inc-minmax-aarch64-neonfp16arith-ld64.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004482 "src/f16-gemm/gen-inc/4x16inc-minmax-aarch64-neonfp16arith-ld32.S",
Frank Barchardbddfbcd2020-04-15 12:32:41 -07004483 "src/f16-gemm/gen-inc/6x8inc-minmax-aarch64-neonfp16arith-ld64.S",
Frank Barchard80fc5f42021-06-07 10:43:16 -07004484 "src/f16-gemm/gen-inc/6x16inc-minmax-aarch64-neonfp16arith-cortex-a55.S",
Frank Barchard97374612021-06-07 11:51:07 -07004485 "src/f16-gemm/gen-inc/6x16inc-minmax-aarch64-neonfp16arith-cortex-a75.S",
Frank Barchard23eb4822021-06-08 15:03:41 -07004486 "src/f16-gemm/gen-inc/6x16inc-minmax-aarch64-neonfp16arith-ld32.S",
4487 "src/f16-gemm/gen-inc/8x8inc-minmax-aarch64-neonfp16arith-ld64.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004488 "src/f16-gemm/gen/1x8-minmax-aarch64-neonfp16arith-ld64.S",
4489 "src/f16-gemm/gen/1x16-minmax-aarch64-neonfp16arith-ld32.S",
4490 "src/f16-gemm/gen/4x8-minmax-aarch64-neonfp16arith-ld64.S",
4491 "src/f16-gemm/gen/4x16-minmax-aarch64-neonfp16arith-ld32.S",
4492 "src/f16-gemm/gen/6x8-minmax-aarch64-neonfp16arith-ld64.S",
Frank Barchard80fc5f42021-06-07 10:43:16 -07004493 "src/f16-gemm/gen/6x16-minmax-aarch64-neonfp16arith-cortex-a55.S",
Frank Barchard97374612021-06-07 11:51:07 -07004494 "src/f16-gemm/gen/6x16-minmax-aarch64-neonfp16arith-cortex-a75.S",
Frank Barchard23eb4822021-06-08 15:03:41 -07004495 "src/f16-gemm/gen/6x16-minmax-aarch64-neonfp16arith-ld32.S",
4496 "src/f16-gemm/gen/8x8-minmax-aarch64-neonfp16arith-ld64.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004497 "src/f32-dwconv/up4x9-minmax-aarch64-neonfma-cortex-a55.S",
4498 "src/f32-dwconv/up4x9-minmax-aarch64-neonfma.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004499 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-cortex-a53.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004500 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-cortex-a75.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004501 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-ld64.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004502 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004503 "src/f32-gemm/gen-inc/1x12inc-minmax-aarch64-neonfma-cortex-a53.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004504 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a53.S",
4505 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a55.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004506 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a75.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004507 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-ld64.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004508 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-ld128.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004509 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004510 "src/f32-gemm/gen-inc/4x12inc-minmax-aarch64-neonfma-cortex-a53.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004511 "src/f32-gemm/gen-inc/5x8inc-minmax-aarch64-neonfma-cortex-a75.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004512 "src/f32-gemm/gen-inc/5x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004513 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a53.S",
4514 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a55.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004515 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a73.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004516 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a75.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004517 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-ld64.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004518 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-ld128.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004519 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004520 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-cortex-a53.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004521 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-cortex-a75.S",
4522 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-ld64.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004523 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004524 "src/f32-gemm/gen/1x12-minmax-aarch64-neonfma-cortex-a53.S",
4525 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a53.S",
4526 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a55.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004527 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a75.S",
4528 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-ld64.S",
4529 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-ld128.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004530 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004531 "src/f32-gemm/gen/4x12-minmax-aarch64-neonfma-cortex-a53.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004532 "src/f32-gemm/gen/5x8-minmax-aarch64-neonfma-cortex-a75.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004533 "src/f32-gemm/gen/5x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004534 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a53.S",
4535 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a55.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004536 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a73.S",
4537 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a75.S",
4538 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-ld64.S",
4539 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-ld128.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004540 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004541 "src/f32-igemm/1x8-minmax-aarch64-neonfma-cortex-a53.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004542 "src/f32-igemm/1x12-minmax-aarch64-neonfma-cortex-a53.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004543 "src/f32-igemm/4x8-minmax-aarch64-neonfma-cortex-a53.S",
4544 "src/f32-igemm/4x8-minmax-aarch64-neonfma-cortex-a55.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004545 "src/f32-igemm/4x12-minmax-aarch64-neonfma-cortex-a53.S",
4546 "src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a53.S",
4547 "src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a55.S",
4548 "src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a73.S",
Frank Barchard04336c12020-10-22 16:48:55 -07004549 "src/f32-igemm/gen/1x8-minmax-aarch64-neonfma-cortex-a75.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004550 "src/f32-igemm/gen/1x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Marat Dukhan1c587112020-04-08 20:04:28 -07004551 "src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-cortex-a75.S",
Frank Barcharde3491242021-06-11 14:04:57 -07004552 "src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-ld64.S",
Frank Barchard79cd5f92021-06-21 17:34:59 -07004553 "src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-ld128.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004554 "src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
4555 "src/f32-igemm/gen/5x8-minmax-aarch64-neonfma-cortex-a75.S",
4556 "src/f32-igemm/gen/5x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
4557 "src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-cortex-a75.S",
Frank Barcharde3491242021-06-11 14:04:57 -07004558 "src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-ld64.S",
Frank Barchard79cd5f92021-06-21 17:34:59 -07004559 "src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-ld128.S",
Frank Barchard143a1102021-06-15 09:15:34 -07004560 "src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-prfm-cortex-a75.S",
Frank Barchard960ae342021-07-01 11:31:11 -07004561 "src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4562 "src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4563 "src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4564 "src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
Frank Barchardf10af6c2021-06-30 12:42:29 -07004565 "src/qc8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld32.S",
4566 "src/qc8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld64.S",
Frank Barchard960ae342021-07-01 11:31:11 -07004567 "src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4568 "src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4569 "src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4570 "src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
4571 "src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mull-padal.S",
Frank Barchard1663c0c2021-07-01 11:20:06 -07004572 "src/qc8-gemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal-padal.S",
Frank Barchardf10af6c2021-06-30 12:42:29 -07004573 "src/qc8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S",
4574 "src/qc8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
4575 "src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S",
4576 "src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld32.S",
4577 "src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S",
4578 "src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S",
Frank Barchard960ae342021-07-01 11:31:11 -07004579 "src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4580 "src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4581 "src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4582 "src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
4583 "src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4584 "src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4585 "src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4586 "src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
Frank Barchard1663c0c2021-07-01 11:20:06 -07004587 "src/qc8-igemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal-padal.S",
Frank Barchardf10af6c2021-06-30 12:42:29 -07004588 "src/qc8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S",
4589 "src/qc8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
4590 "src/qc8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S",
4591 "src/qc8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S",
4592 "src/qc8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S",
Frank Barchard960ae342021-07-01 11:31:11 -07004593 "src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4594 "src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4595 "src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4596 "src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
Marat Dukhand65d20e2021-05-24 16:59:51 -07004597 "src/qs8-gemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-cortex-a53.S",
4598 "src/qs8-gemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4599 "src/qs8-gemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm.S",
4600 "src/qs8-gemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004601 "src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal-cortex-a53.S",
4602 "src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4603 "src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm.S",
4604 "src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal.S",
Frank Barchard1a0b2762021-06-29 18:37:59 -07004605 "src/qs8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld32.S",
4606 "src/qs8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld64.S",
Frank Barchardd208bec2021-05-28 11:36:39 -07004607 "src/qs8-gemm/gen/1x16c4-minmax-gemmlowp-aarch64-neondot-ld32.S",
4608 "src/qs8-gemm/gen/1x16c4-minmax-gemmlowp-aarch64-neondot-ld64.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004609 "src/qs8-gemm/gen/1x16c4-minmax-rndnu-aarch64-neondot-ld32.S",
4610 "src/qs8-gemm/gen/1x16c4-minmax-rndnu-aarch64-neondot-ld64.S",
Frank Barchard960ae342021-07-01 11:31:11 -07004611 "src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4612 "src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4613 "src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4614 "src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
4615 "src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mull-padal.S",
Marat Dukhand65d20e2021-05-24 16:59:51 -07004616 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-cortex-a53.S",
4617 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4618 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm.S",
4619 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal.S",
Frank Barchardd208bec2021-05-28 11:36:39 -07004620 "src/qs8-gemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mull-padal.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004621 "src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal-cortex-a53.S",
4622 "src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4623 "src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm.S",
4624 "src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal.S",
4625 "src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mull-padal.S",
Frank Barchard1663c0c2021-07-01 11:20:06 -07004626 "src/qs8-gemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal-padal.S",
Frank Barchardd208bec2021-05-28 11:36:39 -07004627 "src/qs8-gemm/gen/2x8c16-minmax-gemmlowp-aarch64-neon-mlal-padal.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004628 "src/qs8-gemm/gen/2x8c16-minmax-rndnu-aarch64-neon-mlal-padal.S",
Frank Barchard98af05c2021-06-30 12:15:04 -07004629 "src/qs8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S",
4630 "src/qs8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
Frank Barchardf10af6c2021-06-30 12:42:29 -07004631 "src/qs8-gemm/gen/4x16-minmax-gemmlowp-aarch64-neon-mlal-lane-cortex-a53.S",
4632 "src/qs8-gemm/gen/4x16-minmax-gemmlowp-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004633 "src/qs8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a53.S",
4634 "src/qs8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
Frank Barchard1a0b2762021-06-29 18:37:59 -07004635 "src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S",
4636 "src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld32.S",
4637 "src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S",
4638 "src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S",
Frank Barchardd208bec2021-05-28 11:36:39 -07004639 "src/qs8-gemm/gen/4x16c4-minmax-gemmlowp-aarch64-neondot-cortex-a55.S",
4640 "src/qs8-gemm/gen/4x16c4-minmax-gemmlowp-aarch64-neondot-ld32.S",
4641 "src/qs8-gemm/gen/4x16c4-minmax-gemmlowp-aarch64-neondot-ld64.S",
Frank Barchard0ae35f22021-06-15 17:34:24 -07004642 "src/qs8-gemm/gen/4x16c4-minmax-gemmlowp-aarch64-neondot-ld128.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004643 "src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S",
4644 "src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld32.S",
4645 "src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld64.S",
Frank Barchard60729d02021-07-20 12:25:09 -07004646 "src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld128.S",
Frank Barchard960ae342021-07-01 11:31:11 -07004647 "src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4648 "src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4649 "src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4650 "src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
Marat Dukhand65d20e2021-05-24 16:59:51 -07004651 "src/qs8-igemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-cortex-a53.S",
4652 "src/qs8-igemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4653 "src/qs8-igemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm.S",
4654 "src/qs8-igemm/gen/1x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004655 "src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal-cortex-a53.S",
4656 "src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4657 "src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm.S",
4658 "src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-padal.S",
Frank Barchard960ae342021-07-01 11:31:11 -07004659 "src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-cortex-a53.S",
4660 "src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4661 "src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal-prfm.S",
4662 "src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-padal.S",
Marat Dukhand65d20e2021-05-24 16:59:51 -07004663 "src/qs8-igemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-cortex-a53.S",
4664 "src/qs8-igemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4665 "src/qs8-igemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal-prfm.S",
4666 "src/qs8-igemm/gen/2x8c8-minmax-gemmlowp-aarch64-neon-mlal-padal.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004667 "src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal-cortex-a53.S",
4668 "src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm-cortex-a53.S",
4669 "src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal-prfm.S",
4670 "src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-padal.S",
Frank Barchard1663c0c2021-07-01 11:20:06 -07004671 "src/qs8-igemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal-padal.S",
Frank Barchardd208bec2021-05-28 11:36:39 -07004672 "src/qs8-igemm/gen/2x8c16-minmax-gemmlowp-aarch64-neon-mlal-padal.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004673 "src/qs8-igemm/gen/2x8c16-minmax-rndnu-aarch64-neon-mlal-padal.S",
Frank Barchard98af05c2021-06-30 12:15:04 -07004674 "src/qs8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S",
4675 "src/qs8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
Frank Barchardf10af6c2021-06-30 12:42:29 -07004676 "src/qs8-igemm/gen/4x16-minmax-gemmlowp-aarch64-neon-mlal-lane-cortex-a53.S",
4677 "src/qs8-igemm/gen/4x16-minmax-gemmlowp-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004678 "src/qs8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a53.S",
4679 "src/qs8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a53.S",
Frank Barchard1a0b2762021-06-29 18:37:59 -07004680 "src/qs8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S",
4681 "src/qs8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S",
4682 "src/qs8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S",
Frank Barchardd208bec2021-05-28 11:36:39 -07004683 "src/qs8-igemm/gen/4x16c4-minmax-gemmlowp-aarch64-neondot-cortex-a55.S",
4684 "src/qs8-igemm/gen/4x16c4-minmax-gemmlowp-aarch64-neondot-ld64.S",
Frank Barchard0ae35f22021-06-15 17:34:24 -07004685 "src/qs8-igemm/gen/4x16c4-minmax-gemmlowp-aarch64-neondot-ld128.S",
Frank Barchard13db60f2021-07-20 14:34:35 -07004686 "src/qs8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S",
4687 "src/qs8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld64.S",
Frank Barchard60729d02021-07-20 12:25:09 -07004688 "src/qs8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld128.S",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004689]
4690
Marat Dukhan1b354632020-03-23 12:50:22 -07004691INTERNAL_MICROKERNEL_HDRS = [
Marat Dukhan08c4a432019-10-03 09:29:21 -07004692 "src/xnnpack/argmaxpool.h",
4693 "src/xnnpack/avgpool.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004694 "src/xnnpack/common.h",
4695 "src/xnnpack/conv.h",
Yury Kartynnike7841862020-11-04 18:22:18 -08004696 "src/xnnpack/depthtospace.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004697 "src/xnnpack/dwconv.h",
Frank Barchard04336c12020-10-22 16:48:55 -07004698 "src/xnnpack/fill.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004699 "src/xnnpack/gavgpool.h",
4700 "src/xnnpack/gemm.h",
Marat Dukhan660fd192020-03-10 04:55:30 -07004701 "src/xnnpack/ibilinear.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004702 "src/xnnpack/igemm.h",
Marat Dukhancfb31342019-12-05 10:42:57 -08004703 "src/xnnpack/intrinsics-polyfill.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004704 "src/xnnpack/lut.h",
4705 "src/xnnpack/math.h",
4706 "src/xnnpack/maxpool.h",
4707 "src/xnnpack/packx.h",
4708 "src/xnnpack/pad.h",
4709 "src/xnnpack/params.h",
4710 "src/xnnpack/pavgpool.h",
4711 "src/xnnpack/ppmm.h",
4712 "src/xnnpack/prelu.h",
Marat Dukhan97579532019-10-18 16:40:39 -07004713 "src/xnnpack/raddexpminusmax.h",
Marat Dukhan6f8d4d32019-10-25 17:07:09 -07004714 "src/xnnpack/raddextexp.h",
Marat Dukhan97579532019-10-18 16:40:39 -07004715 "src/xnnpack/raddstoreexpminusmax.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004716 "src/xnnpack/rmax.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004717 "src/xnnpack/spmm.h",
4718 "src/xnnpack/unpool.h",
4719 "src/xnnpack/vadd.h",
Marat Dukhan1e782c42019-11-21 17:02:40 -08004720 "src/xnnpack/vbinary.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004721 "src/xnnpack/vmulcaddc.h",
Marat Dukhan05ac8e32019-10-21 15:39:33 -07004722 "src/xnnpack/vscale.h",
Marat Dukhan97579532019-10-18 16:40:39 -07004723 "src/xnnpack/vscaleexpminusmax.h",
Marat Dukhan6f8d4d32019-10-25 17:07:09 -07004724 "src/xnnpack/vscaleextexp.h",
Marat Dukhan1e782c42019-11-21 17:02:40 -08004725 "src/xnnpack/vunary.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004726 "src/xnnpack/zip.h",
Marat Dukhan1b354632020-03-23 12:50:22 -07004727]
4728
4729INTERNAL_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Marat Dukhan08c4a432019-10-03 09:29:21 -07004730 "include/xnnpack.h",
4731 "src/xnnpack/allocator.h",
4732 "src/xnnpack/compute.h",
4733 "src/xnnpack/im2col.h",
4734 "src/xnnpack/indirection.h",
Marat Dukhan6adff4e2019-10-14 18:32:07 -07004735 "src/xnnpack/math-stubs.h",
Chao Mei6ddfc602020-05-13 22:29:36 -07004736 "src/xnnpack/memory-planner.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004737 "src/xnnpack/operator.h",
4738 "src/xnnpack/pack.h",
Marat Dukhaneeaa7bd2019-10-25 17:31:25 -07004739 "src/xnnpack/params-init.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004740 "src/xnnpack/requantization-stubs.h",
Marat Dukhan6adff4e2019-10-14 18:32:07 -07004741 "src/xnnpack/requantization.h",
Marat Dukhan1d75a542020-02-03 12:23:01 -08004742 "src/xnnpack/subgraph.h",
Marat Dukhan6adff4e2019-10-14 18:32:07 -07004743]
4744
Marat Dukhan1b354632020-03-23 12:50:22 -07004745ACCURACY_EVAL_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Marat Dukhan6adff4e2019-10-14 18:32:07 -07004746 "src/xnnpack/math-stubs.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004747]
4748
Marat Dukhan1b354632020-03-23 12:50:22 -07004749MICROKERNEL_BENCHMARK_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Marat Dukhan08c4a432019-10-03 09:29:21 -07004750 "include/xnnpack.h",
Frank Barchard35db7d02020-10-26 13:37:34 -07004751 "src/xnnpack/params-init.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004752]
4753
Marat Dukhan1b354632020-03-23 12:50:22 -07004754MICROKERNEL_TEST_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Frank Barchard35db7d02020-10-26 13:37:34 -07004755 "include/xnnpack.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004756 "src/xnnpack/isa-checks.h",
Marat Dukhaneeaa7bd2019-10-25 17:31:25 -07004757 "src/xnnpack/params-init.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004758 "src/xnnpack/requantization.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004759]
4760
4761OPERATOR_TEST_PARAMS_HDRS = [
Marat Dukhan08c4a432019-10-03 09:29:21 -07004762 "src/xnnpack/common.h",
Frank Barchard04336c12020-10-22 16:48:55 -07004763 "src/xnnpack/params.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004764]
4765
4766WEIGHTS_PACK_HDRS = [
Marat Dukhan08c4a432019-10-03 09:29:21 -07004767 "src/xnnpack/compute.h",
Frank Barchard04336c12020-10-22 16:48:55 -07004768 "src/xnnpack/operator.h",
4769 "src/xnnpack/pack.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004770]
4771
Marat Dukhanc8e00eb2019-10-04 14:55:26 -07004772LOGGING_COPTS = select({
4773 # No logging in optimized mode
4774 ":optimized_build": ["-DXNN_LOG_LEVEL=0"],
4775 # Full logging in debug mode
4776 ":debug_build": ["-DXNN_LOG_LEVEL=5"],
4777 # Error-only logging in default (fastbuild) mode
4778 "//conditions:default": ["-DXNN_LOG_LEVEL=2"],
4779})
4780
Marat Dukhan3b59de22020-06-03 20:15:19 -07004781LOGGING_SRCS = select({
4782 # No logging in optimized mode
4783 ":optimized_build": [],
4784 "//conditions:default": [
Marat Dukhanccd3a1d2021-03-29 16:03:12 -07004785 "src/datatype-strings.c",
Marat Dukhan3b59de22020-06-03 20:15:19 -07004786 "src/operator-strings.c",
4787 "src/subgraph-strings.c",
4788 ],
4789})
4790
Marat Dukhanc8e00eb2019-10-04 14:55:26 -07004791LOGGING_HDRS = [
4792 "src/xnnpack/log.h",
4793]
4794
Marat Dukhan08c4a432019-10-03 09:29:21 -07004795xnnpack_cc_library(
Marat Dukhan3a77ea72019-12-23 12:10:24 -08004796 name = "tables",
4797 srcs = TABLE_SRCS,
4798 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07004799 gcc_copts = xnnpack_gcc_std_copts(),
4800 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan3a77ea72019-12-23 12:10:24 -08004801)
4802
4803xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07004804 name = "scalar_ukernels",
4805 srcs = SCALAR_UKERNELS,
4806 hdrs = INTERNAL_HDRS,
4807 aarch32_copts = ["-marm"],
Marat Dukhan10a38082020-04-17 03:58:35 -07004808 gcc_copts = xnnpack_gcc_std_copts(),
4809 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07004810 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08004811 ":tables",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004812 "@FP16",
4813 "@FXdiv",
Marat Dukhan04f03be2019-11-19 12:36:47 -08004814 "@pthreadpool",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004815 ],
4816)
4817
4818xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07004819 name = "scalar_ukernels_test_mode",
4820 srcs = SCALAR_UKERNELS,
4821 hdrs = INTERNAL_HDRS,
4822 aarch32_copts = ["-marm"],
4823 copts = [
4824 "-UNDEBUG",
4825 "-DXNN_TEST_MODE=1",
4826 ],
4827 gcc_copts = xnnpack_gcc_std_copts(),
4828 msvc_copts = xnnpack_msvc_std_copts(),
4829 deps = [
4830 ":tables",
4831 "@FP16",
4832 "@FXdiv",
4833 "@pthreadpool",
4834 ],
4835)
4836
4837xnnpack_cc_library(
Marat Dukhan436ebe62019-12-04 15:10:12 -08004838 name = "wasm_ukernels",
4839 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07004840 gcc_copts = xnnpack_gcc_std_copts(),
4841 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan436ebe62019-12-04 15:10:12 -08004842 wasm_srcs = WASM_UKERNELS,
Marat Dukhan1c6e3892020-06-25 23:56:10 -07004843 wasmsimd_srcs = WASM_UKERNELS + WASMSIMD_UKERNELS,
Marat Dukhan436ebe62019-12-04 15:10:12 -08004844 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08004845 ":tables",
Marat Dukhan436ebe62019-12-04 15:10:12 -08004846 "@FP16",
4847 "@FXdiv",
4848 "@pthreadpool",
4849 ],
4850)
4851
4852xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07004853 name = "wasm_ukernels_test_mode",
4854 hdrs = INTERNAL_HDRS,
4855 copts = [
4856 "-UNDEBUG",
4857 "-DXNN_TEST_MODE=1",
4858 ],
4859 gcc_copts = xnnpack_gcc_std_copts(),
4860 msvc_copts = xnnpack_msvc_std_copts(),
4861 wasm_srcs = WASM_UKERNELS,
Marat Dukhan0e97d6f2020-06-26 19:35:09 -07004862 wasmsimd_srcs = WASM_UKERNELS + WASMSIMD_UKERNELS,
Marat Dukhan33fcf782020-05-24 14:27:15 -07004863 deps = [
4864 ":tables",
4865 "@FP16",
4866 "@FXdiv",
4867 "@pthreadpool",
4868 ],
4869)
4870
4871xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07004872 name = "neon_ukernels",
4873 hdrs = INTERNAL_HDRS,
4874 aarch32_copts = [
4875 "-marm",
Marat Dukhan8853b822020-05-07 12:19:01 -07004876 "-march=armv7-a",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004877 "-mfpu=neon",
4878 ],
4879 aarch32_srcs = NEON_UKERNELS,
4880 aarch64_srcs = NEON_UKERNELS,
Marat Dukhan10a38082020-04-17 03:58:35 -07004881 gcc_copts = xnnpack_gcc_std_copts(),
4882 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan04f03be2019-11-19 12:36:47 -08004883 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08004884 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08004885 "@FP16",
4886 "@pthreadpool",
4887 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07004888)
4889
4890xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07004891 name = "neon_ukernels_test_mode",
4892 hdrs = INTERNAL_HDRS,
4893 aarch32_copts = [
4894 "-marm",
4895 "-march=armv7-a",
4896 "-mfpu=neon",
4897 ],
4898 aarch32_srcs = NEON_UKERNELS,
4899 aarch64_srcs = NEON_UKERNELS,
4900 copts = [
4901 "-UNDEBUG",
4902 "-DXNN_TEST_MODE=1",
4903 ],
4904 gcc_copts = xnnpack_gcc_std_copts(),
4905 msvc_copts = xnnpack_msvc_std_copts(),
4906 deps = [
4907 ":tables",
4908 "@FP16",
4909 "@pthreadpool",
4910 ],
4911)
4912
4913xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07004914 name = "neonfma_ukernels",
4915 hdrs = INTERNAL_HDRS,
4916 aarch32_copts = [
4917 "-marm",
Marat Dukhan8853b822020-05-07 12:19:01 -07004918 "-march=armv7-a",
Marat Dukhan08c4a432019-10-03 09:29:21 -07004919 "-mfpu=neon-vfpv4",
4920 ],
4921 aarch32_srcs = NEONFMA_UKERNELS,
4922 aarch64_srcs = NEONFMA_UKERNELS + AARCH64_NEONFMA_UKERNELS,
Marat Dukhanbc69ed62020-06-09 21:34:56 -07004923 apple_aarch32_copts = [
4924 "-mcpu=swift",
4925 "-mtune=generic",
4926 ],
Marat Dukhan10a38082020-04-17 03:58:35 -07004927 gcc_copts = xnnpack_gcc_std_copts(),
4928 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan04f03be2019-11-19 12:36:47 -08004929 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08004930 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08004931 "@FP16",
4932 "@pthreadpool",
4933 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07004934)
4935
4936xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07004937 name = "neonfma_ukernels_test_mode",
4938 hdrs = INTERNAL_HDRS,
4939 aarch32_copts = [
4940 "-marm",
4941 "-march=armv7-a",
4942 "-mfpu=neon-vfpv4",
4943 ],
4944 aarch32_srcs = NEONFMA_UKERNELS,
4945 aarch64_srcs = NEONFMA_UKERNELS + AARCH64_NEONFMA_UKERNELS,
Marat Dukhanbc69ed62020-06-09 21:34:56 -07004946 apple_aarch32_copts = [
4947 "-mcpu=swift",
4948 "-mtune=generic",
4949 ],
Marat Dukhan33fcf782020-05-24 14:27:15 -07004950 copts = [
4951 "-UNDEBUG",
4952 "-DXNN_TEST_MODE=1",
4953 ],
4954 gcc_copts = xnnpack_gcc_std_copts(),
4955 msvc_copts = xnnpack_msvc_std_copts(),
4956 deps = [
4957 ":tables",
4958 "@FP16",
4959 "@pthreadpool",
4960 ],
4961)
4962
4963xnnpack_cc_library(
Marat Dukhan8853b822020-05-07 12:19:01 -07004964 name = "neonv8_ukernels",
4965 hdrs = INTERNAL_HDRS,
4966 aarch32_copts = [
4967 "-marm",
4968 "-march=armv8-a",
4969 "-mfpu=neon-fp-armv8",
4970 ],
4971 aarch32_srcs = NEONV8_UKERNELS,
4972 aarch64_srcs = NEONV8_UKERNELS,
Marat Dukhanbc69ed62020-06-09 21:34:56 -07004973 apple_aarch32_copts = [
4974 "-mcpu=cyclone",
4975 "-mtune=generic",
4976 ],
Marat Dukhan8853b822020-05-07 12:19:01 -07004977 gcc_copts = xnnpack_gcc_std_copts(),
4978 msvc_copts = xnnpack_msvc_std_copts(),
4979 deps = [
4980 ":tables",
4981 "@FP16",
4982 "@pthreadpool",
4983 ],
4984)
4985
4986xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07004987 name = "neonv8_ukernels_test_mode",
4988 hdrs = INTERNAL_HDRS,
4989 aarch32_copts = [
4990 "-marm",
4991 "-march=armv8-a",
4992 "-mfpu=neon-fp-armv8",
4993 ],
4994 aarch32_srcs = NEONV8_UKERNELS,
4995 aarch64_srcs = NEONV8_UKERNELS,
Marat Dukhanbc69ed62020-06-09 21:34:56 -07004996 apple_aarch32_copts = [
4997 "-mcpu=cyclone",
4998 "-mtune=generic",
4999 ],
Marat Dukhan33fcf782020-05-24 14:27:15 -07005000 copts = [
5001 "-UNDEBUG",
5002 "-DXNN_TEST_MODE=1",
5003 ],
5004 gcc_copts = xnnpack_gcc_std_copts(),
5005 msvc_copts = xnnpack_msvc_std_copts(),
5006 deps = [
5007 ":tables",
5008 "@FP16",
5009 "@pthreadpool",
5010 ],
5011)
5012
5013xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005014 name = "neonfp16arith_ukernels",
5015 hdrs = INTERNAL_HDRS,
5016 aarch64_copts = ["-march=armv8.2-a+fp16"],
5017 aarch64_srcs = AARCH64_NEONFP16ARITH_UKERNELS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005018 gcc_copts = xnnpack_gcc_std_copts(),
5019 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan04f03be2019-11-19 12:36:47 -08005020 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08005021 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08005022 "@FP16",
5023 "@pthreadpool",
5024 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005025)
5026
5027xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005028 name = "neonfp16arith_ukernels_test_mode",
5029 hdrs = INTERNAL_HDRS,
5030 aarch64_copts = ["-march=armv8.2-a+fp16"],
5031 aarch64_srcs = AARCH64_NEONFP16ARITH_UKERNELS,
5032 copts = [
5033 "-UNDEBUG",
5034 "-DXNN_TEST_MODE=1",
5035 ],
5036 gcc_copts = xnnpack_gcc_std_copts(),
5037 msvc_copts = xnnpack_msvc_std_copts(),
5038 deps = [
5039 ":tables",
5040 "@FP16",
5041 "@pthreadpool",
5042 ],
5043)
5044
5045xnnpack_cc_library(
Benoit Jacoba9644732020-08-13 12:48:55 -07005046 name = "neondot_ukernels",
5047 hdrs = INTERNAL_HDRS,
Marat Dukhan799ac752020-08-13 16:08:03 -07005048 aarch32_copts = [
5049 "-marm",
5050 "-march=armv8.2-a+dotprod",
5051 "-mfpu=neon-fp-armv8",
5052 ],
Benoit Jacoba9644732020-08-13 12:48:55 -07005053 aarch32_srcs = NEONDOT_UKERNELS,
5054 aarch64_copts = ["-march=armv8.2-a+dotprod"],
5055 aarch64_srcs = NEONDOT_UKERNELS,
5056 gcc_copts = xnnpack_gcc_std_copts(),
5057 msvc_copts = xnnpack_msvc_std_copts(),
5058 deps = [
5059 ":tables",
5060 "@FP16",
5061 "@pthreadpool",
5062 ],
5063)
5064
5065xnnpack_cc_library(
5066 name = "neondot_ukernels_test_mode",
5067 hdrs = INTERNAL_HDRS,
Marat Dukhan799ac752020-08-13 16:08:03 -07005068 aarch32_copts = [
5069 "-marm",
5070 "-march=armv8.2-a+dotprod",
5071 "-mfpu=neon-fp-armv8",
5072 ],
Benoit Jacoba9644732020-08-13 12:48:55 -07005073 aarch32_srcs = NEONDOT_UKERNELS,
5074 aarch64_copts = ["-march=armv8.2-a+dotprod"],
5075 aarch64_srcs = NEONDOT_UKERNELS,
5076 copts = [
5077 "-UNDEBUG",
5078 "-DXNN_TEST_MODE=1",
5079 ],
5080 gcc_copts = xnnpack_gcc_std_copts(),
5081 msvc_copts = xnnpack_msvc_std_copts(),
5082 deps = [
5083 ":tables",
5084 "@FP16",
5085 "@pthreadpool",
5086 ],
5087)
5088
5089xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005090 name = "sse2_ukernels",
5091 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005092 gcc_copts = xnnpack_gcc_std_copts(),
5093 gcc_x86_copts = ["-msse2"],
5094 msvc_copts = xnnpack_msvc_std_copts(),
5095 msvc_x86_32_copts = ["/arch:SSE2"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005096 x86_srcs = SSE_UKERNELS + SSE2_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -08005097 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08005098 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08005099 "@FP16",
5100 "@pthreadpool",
5101 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005102)
5103
5104xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005105 name = "sse2_ukernels_test_mode",
5106 hdrs = INTERNAL_HDRS,
5107 copts = [
5108 "-UNDEBUG",
5109 "-DXNN_TEST_MODE=1",
5110 ],
5111 gcc_copts = xnnpack_gcc_std_copts(),
5112 gcc_x86_copts = ["-msse2"],
5113 msvc_copts = xnnpack_msvc_std_copts(),
5114 msvc_x86_32_copts = ["/arch:SSE2"],
5115 x86_srcs = SSE_UKERNELS + SSE2_UKERNELS,
5116 deps = [
5117 ":tables",
5118 "@FP16",
5119 "@pthreadpool",
5120 ],
5121)
5122
5123xnnpack_cc_library(
Marat Dukhanfe7acb62020-03-09 19:30:05 -07005124 name = "ssse3_ukernels",
5125 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005126 gcc_copts = xnnpack_gcc_std_copts(),
5127 gcc_x86_copts = ["-mssse3"],
5128 msvc_copts = xnnpack_msvc_std_copts(),
5129 msvc_x86_32_copts = ["/arch:SSE2"],
Marat Dukhanfe7acb62020-03-09 19:30:05 -07005130 x86_srcs = SSSE3_UKERNELS,
5131 deps = [
5132 ":tables",
5133 "@FP16",
5134 "@pthreadpool",
5135 ],
5136)
5137
5138xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005139 name = "ssse3_ukernels_test_mode",
5140 hdrs = INTERNAL_HDRS,
5141 copts = [
5142 "-UNDEBUG",
5143 "-DXNN_TEST_MODE=1",
5144 ],
5145 gcc_copts = xnnpack_gcc_std_copts(),
5146 gcc_x86_copts = ["-mssse3"],
5147 msvc_copts = xnnpack_msvc_std_copts(),
5148 msvc_x86_32_copts = ["/arch:SSE2"],
5149 x86_srcs = SSSE3_UKERNELS,
5150 deps = [
5151 ":tables",
5152 "@FP16",
5153 "@pthreadpool",
5154 ],
5155)
5156
5157xnnpack_cc_library(
Marat Dukhan69c3f2c2019-11-06 12:30:01 -08005158 name = "sse41_ukernels",
5159 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005160 gcc_copts = xnnpack_gcc_std_copts(),
5161 gcc_x86_copts = ["-msse4.1"],
5162 msvc_copts = xnnpack_msvc_std_copts(),
5163 msvc_x86_32_copts = ["/arch:SSE2"],
Marat Dukhan69c3f2c2019-11-06 12:30:01 -08005164 x86_srcs = SSE41_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -08005165 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08005166 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08005167 "@FP16",
5168 "@pthreadpool",
5169 ],
Marat Dukhan69c3f2c2019-11-06 12:30:01 -08005170)
5171
5172xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005173 name = "sse41_ukernels_test_mode",
5174 hdrs = INTERNAL_HDRS,
5175 copts = [
5176 "-UNDEBUG",
5177 "-DXNN_TEST_MODE=1",
5178 ],
5179 gcc_copts = xnnpack_gcc_std_copts(),
5180 gcc_x86_copts = ["-msse4.1"],
5181 msvc_copts = xnnpack_msvc_std_copts(),
5182 msvc_x86_32_copts = ["/arch:SSE2"],
5183 x86_srcs = SSE41_UKERNELS,
5184 deps = [
5185 ":tables",
5186 "@FP16",
5187 "@pthreadpool",
5188 ],
5189)
5190
5191xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005192 name = "avx_ukernels",
5193 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005194 gcc_copts = xnnpack_gcc_std_copts(),
5195 gcc_x86_copts = ["-mavx"],
5196 msvc_copts = xnnpack_msvc_std_copts(),
5197 msvc_x86_32_copts = ["/arch:AVX"],
5198 msvc_x86_64_copts = ["/arch:AVX"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005199 x86_srcs = AVX_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -08005200 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08005201 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08005202 "@FP16",
5203 "@pthreadpool",
5204 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005205)
5206
5207xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005208 name = "avx_ukernels_test_mode",
5209 hdrs = INTERNAL_HDRS,
5210 copts = [
5211 "-UNDEBUG",
5212 "-DXNN_TEST_MODE=1",
5213 ],
5214 gcc_copts = xnnpack_gcc_std_copts(),
5215 gcc_x86_copts = ["-mavx"],
5216 msvc_copts = xnnpack_msvc_std_copts(),
5217 msvc_x86_32_copts = ["/arch:AVX"],
5218 msvc_x86_64_copts = ["/arch:AVX"],
5219 x86_srcs = AVX_UKERNELS,
5220 deps = [
5221 ":tables",
5222 "@FP16",
5223 "@pthreadpool",
5224 ],
5225)
5226
5227xnnpack_cc_library(
Marat Dukhan1566fee2020-08-02 21:55:41 -07005228 name = "xop_ukernels",
5229 hdrs = INTERNAL_HDRS,
5230 gcc_copts = xnnpack_gcc_std_copts(),
5231 gcc_x86_copts = ["-mxop"],
5232 msvc_copts = xnnpack_msvc_std_copts(),
5233 msvc_x86_32_copts = ["/arch:AVX"],
5234 msvc_x86_64_copts = ["/arch:AVX"],
5235 x86_srcs = XOP_UKERNELS,
5236 deps = [
5237 ":tables",
5238 "@FP16",
5239 "@pthreadpool",
5240 ],
5241)
5242
5243xnnpack_cc_library(
5244 name = "xop_ukernels_test_mode",
5245 hdrs = INTERNAL_HDRS,
5246 copts = [
5247 "-UNDEBUG",
5248 "-DXNN_TEST_MODE=1",
5249 ],
5250 gcc_copts = xnnpack_gcc_std_copts(),
5251 gcc_x86_copts = ["-mxop"],
5252 msvc_copts = xnnpack_msvc_std_copts(),
5253 msvc_x86_32_copts = ["/arch:AVX"],
5254 msvc_x86_64_copts = ["/arch:AVX"],
5255 x86_srcs = XOP_UKERNELS,
5256 deps = [
5257 ":tables",
5258 "@FP16",
5259 "@pthreadpool",
5260 ],
5261)
5262
5263xnnpack_cc_library(
Marat Dukhanfda12b82019-11-21 12:27:59 -08005264 name = "fma3_ukernels",
5265 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005266 gcc_copts = xnnpack_gcc_std_copts(),
5267 gcc_x86_copts = ["-mfma"],
5268 msvc_copts = xnnpack_msvc_std_copts(),
5269 msvc_x86_32_copts = ["/arch:AVX"],
5270 msvc_x86_64_copts = ["/arch:AVX"],
Marat Dukhanfda12b82019-11-21 12:27:59 -08005271 x86_srcs = FMA3_UKERNELS,
5272 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08005273 ":tables",
Marat Dukhanfda12b82019-11-21 12:27:59 -08005274 "@FP16",
5275 "@pthreadpool",
5276 ],
5277)
5278
5279xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005280 name = "fma3_ukernels_test_mode",
5281 hdrs = INTERNAL_HDRS,
5282 copts = [
5283 "-UNDEBUG",
5284 "-DXNN_TEST_MODE=1",
5285 ],
5286 gcc_copts = xnnpack_gcc_std_copts(),
5287 gcc_x86_copts = ["-mfma"],
5288 msvc_copts = xnnpack_msvc_std_copts(),
5289 msvc_x86_32_copts = ["/arch:AVX"],
5290 msvc_x86_64_copts = ["/arch:AVX"],
5291 x86_srcs = FMA3_UKERNELS,
5292 deps = [
5293 ":tables",
5294 "@FP16",
5295 "@pthreadpool",
5296 ],
5297)
5298
5299xnnpack_cc_library(
Marat Dukhan6adff4e2019-10-14 18:32:07 -07005300 name = "avx2_ukernels",
5301 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005302 gcc_copts = xnnpack_gcc_std_copts(),
5303 gcc_x86_copts = [
Marat Dukhan6adff4e2019-10-14 18:32:07 -07005304 "-mfma",
5305 "-mavx2",
5306 ],
Marat Dukhan10a38082020-04-17 03:58:35 -07005307 msvc_copts = xnnpack_msvc_std_copts(),
5308 msvc_x86_32_copts = ["/arch:AVX2"],
5309 msvc_x86_64_copts = ["/arch:AVX2"],
Marat Dukhan6adff4e2019-10-14 18:32:07 -07005310 x86_srcs = AVX2_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -08005311 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08005312 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08005313 "@FP16",
5314 "@pthreadpool",
5315 ],
Marat Dukhan6adff4e2019-10-14 18:32:07 -07005316)
5317
5318xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005319 name = "avx2_ukernels_test_mode",
5320 hdrs = INTERNAL_HDRS,
5321 copts = [
5322 "-UNDEBUG",
5323 "-DXNN_TEST_MODE=1",
5324 ],
5325 gcc_copts = xnnpack_gcc_std_copts(),
5326 gcc_x86_copts = [
5327 "-mfma",
5328 "-mavx2",
5329 ],
5330 msvc_copts = xnnpack_msvc_std_copts(),
5331 msvc_x86_32_copts = ["/arch:AVX2"],
5332 msvc_x86_64_copts = ["/arch:AVX2"],
5333 x86_srcs = AVX2_UKERNELS,
5334 deps = [
5335 ":tables",
5336 "@FP16",
5337 "@pthreadpool",
5338 ],
5339)
5340
5341xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005342 name = "avx512f_ukernels",
5343 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005344 gcc_copts = xnnpack_gcc_std_copts(),
5345 gcc_x86_copts = ["-mavx512f"],
5346 mingw_copts = ["-fno-asynchronous-unwind-tables"],
5347 msvc_copts = xnnpack_msvc_std_copts(),
5348 msvc_x86_32_copts = ["/arch:AVX512"],
5349 msvc_x86_64_copts = ["/arch:AVX512"],
5350 msys_copts = ["-fno-asynchronous-unwind-tables"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005351 x86_srcs = AVX512F_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -08005352 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -08005353 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -08005354 "@FP16",
5355 "@pthreadpool",
5356 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005357)
5358
5359xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005360 name = "avx512f_ukernels_test_mode",
5361 hdrs = INTERNAL_HDRS,
5362 copts = [
5363 "-UNDEBUG",
5364 "-DXNN_TEST_MODE=1",
5365 ],
5366 gcc_copts = xnnpack_gcc_std_copts(),
5367 gcc_x86_copts = ["-mavx512f"],
5368 mingw_copts = ["-fno-asynchronous-unwind-tables"],
5369 msvc_copts = xnnpack_msvc_std_copts(),
5370 msvc_x86_32_copts = ["/arch:AVX512"],
5371 msvc_x86_64_copts = ["/arch:AVX512"],
5372 msys_copts = ["-fno-asynchronous-unwind-tables"],
5373 x86_srcs = AVX512F_UKERNELS,
5374 deps = [
5375 ":tables",
5376 "@FP16",
5377 "@pthreadpool",
5378 ],
5379)
5380
5381xnnpack_cc_library(
Marat Dukhanbb00b1d2020-08-10 11:37:23 -07005382 name = "avx512skx_ukernels",
5383 hdrs = INTERNAL_HDRS,
5384 gcc_copts = xnnpack_gcc_std_copts(),
5385 gcc_x86_copts = [
5386 "-mavx512f",
5387 "-mavx512cd",
5388 "-mavx512bw",
5389 "-mavx512dq",
5390 "-mavx512vl",
5391 ],
5392 mingw_copts = ["-fno-asynchronous-unwind-tables"],
5393 msvc_copts = xnnpack_msvc_std_copts(),
5394 msvc_x86_32_copts = ["/arch:AVX512"],
5395 msvc_x86_64_copts = ["/arch:AVX512"],
5396 msys_copts = ["-fno-asynchronous-unwind-tables"],
5397 x86_srcs = AVX512SKX_UKERNELS,
5398 deps = [
5399 ":tables",
5400 "@FP16",
5401 "@pthreadpool",
5402 ],
5403)
5404
5405xnnpack_cc_library(
5406 name = "avx512skx_ukernels_test_mode",
5407 hdrs = INTERNAL_HDRS,
5408 copts = [
5409 "-UNDEBUG",
5410 "-DXNN_TEST_MODE=1",
5411 ],
5412 gcc_copts = xnnpack_gcc_std_copts(),
5413 gcc_x86_copts = [
5414 "-mavx512f",
5415 "-mavx512cd",
5416 "-mavx512bw",
5417 "-mavx512dq",
5418 "-mavx512vl",
5419 ],
5420 mingw_copts = ["-fno-asynchronous-unwind-tables"],
5421 msvc_copts = xnnpack_msvc_std_copts(),
5422 msvc_x86_32_copts = ["/arch:AVX512"],
5423 msvc_x86_64_copts = ["/arch:AVX512"],
5424 msys_copts = ["-fno-asynchronous-unwind-tables"],
5425 x86_srcs = AVX512SKX_UKERNELS,
5426 deps = [
5427 ":tables",
5428 "@FP16",
5429 "@pthreadpool",
5430 ],
5431)
5432
5433xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005434 name = "asm_ukernels",
5435 hdrs = ["src/xnnpack/assembly.h"],
5436 aarch32_srcs = AARCH32_ASM_UKERNELS,
Frank Barchard31bb45b2020-10-06 00:26:33 -07005437 aarch64_copts = ["-march=armv8.2-a+fp16+dotprod"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005438 aarch64_srcs = AARCH64_ASM_UKERNELS,
Frank Barchardbcedc082020-08-17 18:00:51 -07005439 wasm_srcs = WASM32_ASM_UKERNELS,
5440 wasmsimd_srcs = WASM32_ASM_UKERNELS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07005441)
5442
Marat Dukhan3b59de22020-06-03 20:15:19 -07005443xnnpack_cc_library(
5444 name = "logging_utils",
5445 srcs = LOGGING_SRCS,
5446 hdrs = INTERNAL_HDRS + LOGGING_HDRS,
5447 copts = LOGGING_COPTS + [
5448 "-Isrc",
5449 "-Iinclude",
5450 ] + select({
5451 ":debug_build": [],
5452 "//conditions:default": xnnpack_min_size_copts(),
5453 }),
5454 gcc_copts = xnnpack_gcc_std_copts(),
5455 msvc_copts = xnnpack_msvc_std_copts(),
5456 visibility = xnnpack_visibility(),
5457 deps = [
5458 "@FP16",
5459 "@clog",
5460 "@pthreadpool",
5461 ],
5462)
5463
Marat Dukhan08c4a432019-10-03 09:29:21 -07005464xnnpack_aggregate_library(
5465 name = "ukernels",
Marat Dukhan6e8c0ce2021-04-13 14:35:08 -07005466 aarch32_ios_deps = [
5467 ":neon_ukernels",
5468 ":neonfma_ukernels",
5469 ":neonv8_ukernels",
5470 ":asm_ukernels",
5471 ],
5472 aarch32_nonios_deps = [
Marat Dukhan08c4a432019-10-03 09:29:21 -07005473 ":neon_ukernels",
5474 ":neonfma_ukernels",
Marat Dukhan8853b822020-05-07 12:19:01 -07005475 ":neonv8_ukernels",
Benoit Jacoba9644732020-08-13 12:48:55 -07005476 ":neondot_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005477 ":asm_ukernels",
5478 ],
5479 aarch64_deps = [
Marat Dukhan08c4a432019-10-03 09:29:21 -07005480 ":neon_ukernels",
5481 ":neonfma_ukernels",
Marat Dukhan8853b822020-05-07 12:19:01 -07005482 ":neonv8_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005483 ":neonfp16arith_ukernels",
Benoit Jacoba9644732020-08-13 12:48:55 -07005484 ":neondot_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005485 ":asm_ukernels",
5486 ],
Marat Dukhan33fcf782020-05-24 14:27:15 -07005487 generic_deps = [
5488 ":scalar_ukernels",
5489 ],
Marat Dukhan33fcf782020-05-24 14:27:15 -07005490 wasm_deps = [
5491 ":wasm_ukernels",
Frank Barchardbcedc082020-08-17 18:00:51 -07005492 ":asm_ukernels",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005493 ],
5494 wasmsimd_deps = [
5495 ":wasm_ukernels",
Frank Barchardbcedc082020-08-17 18:00:51 -07005496 ":asm_ukernels",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005497 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005498 x86_deps = [
Marat Dukhan08c4a432019-10-03 09:29:21 -07005499 ":sse2_ukernels",
Marat Dukhanfe7acb62020-03-09 19:30:05 -07005500 ":ssse3_ukernels",
Marat Dukhan69c3f2c2019-11-06 12:30:01 -08005501 ":sse41_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005502 ":avx_ukernels",
Marat Dukhan1566fee2020-08-02 21:55:41 -07005503 ":xop_ukernels",
Marat Dukhanfda12b82019-11-21 12:27:59 -08005504 ":fma3_ukernels",
Marat Dukhan6adff4e2019-10-14 18:32:07 -07005505 ":avx2_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005506 ":avx512f_ukernels",
Marat Dukhanbb00b1d2020-08-10 11:37:23 -07005507 ":avx512skx_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005508 ],
5509)
5510
Marat Dukhan33fcf782020-05-24 14:27:15 -07005511xnnpack_aggregate_library(
5512 name = "ukernels_test_mode",
Marat Dukhan6e8c0ce2021-04-13 14:35:08 -07005513 aarch32_ios_deps = [
5514 ":neon_ukernels_test_mode",
5515 ":neonfma_ukernels_test_mode",
5516 ":neonv8_ukernels_test_mode",
5517 ":asm_ukernels",
5518 ],
5519 aarch32_nonios_deps = [
Marat Dukhan33fcf782020-05-24 14:27:15 -07005520 ":neon_ukernels_test_mode",
5521 ":neonfma_ukernels_test_mode",
5522 ":neonv8_ukernels_test_mode",
Benoit Jacoba9644732020-08-13 12:48:55 -07005523 ":neondot_ukernels_test_mode",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005524 ":asm_ukernels",
5525 ],
5526 aarch64_deps = [
5527 ":neon_ukernels_test_mode",
5528 ":neonfma_ukernels_test_mode",
5529 ":neonv8_ukernels_test_mode",
5530 ":neonfp16arith_ukernels_test_mode",
Benoit Jacoba9644732020-08-13 12:48:55 -07005531 ":neondot_ukernels_test_mode",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005532 ":asm_ukernels",
5533 ],
5534 generic_deps = [
5535 ":scalar_ukernels_test_mode",
5536 ],
Marat Dukhan33fcf782020-05-24 14:27:15 -07005537 wasm_deps = [
5538 ":wasm_ukernels_test_mode",
Frank Barchardbcedc082020-08-17 18:00:51 -07005539 ":asm_ukernels",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005540 ],
5541 wasmsimd_deps = [
5542 ":wasm_ukernels_test_mode",
Frank Barchardbcedc082020-08-17 18:00:51 -07005543 ":asm_ukernels",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005544 ],
5545 x86_deps = [
5546 ":sse2_ukernels_test_mode",
5547 ":ssse3_ukernels_test_mode",
5548 ":sse41_ukernels_test_mode",
5549 ":avx_ukernels_test_mode",
Marat Dukhan1566fee2020-08-02 21:55:41 -07005550 ":xop_ukernels_test_mode",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005551 ":fma3_ukernels_test_mode",
5552 ":avx2_ukernels_test_mode",
5553 ":avx512f_ukernels_test_mode",
Marat Dukhanbb00b1d2020-08-10 11:37:23 -07005554 ":avx512skx_ukernels_test_mode",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005555 ],
5556)
5557
Marat Dukhan08c4a432019-10-03 09:29:21 -07005558xnnpack_cc_library(
5559 name = "im2col",
5560 srcs = ["src/im2col.c"],
5561 hdrs = [
5562 "src/xnnpack/common.h",
5563 "src/xnnpack/im2col.h",
5564 ],
Marat Dukhan10a38082020-04-17 03:58:35 -07005565 gcc_copts = xnnpack_gcc_std_copts(),
5566 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005567)
5568
5569xnnpack_cc_library(
5570 name = "indirection",
5571 srcs = ["src/indirection.c"],
5572 hdrs = INTERNAL_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005573 gcc_copts = xnnpack_gcc_std_copts(),
5574 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005575 deps = [
5576 "@FP16",
5577 "@FXdiv",
5578 "@pthreadpool",
5579 ],
5580)
5581
5582xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005583 name = "indirection_test_mode",
5584 srcs = ["src/indirection.c"],
5585 hdrs = INTERNAL_HDRS,
5586 copts = [
5587 "-UNDEBUG",
5588 "-DXNN_TEST_MODE=1",
5589 ],
5590 gcc_copts = xnnpack_gcc_std_copts(),
5591 msvc_copts = xnnpack_msvc_std_copts(),
5592 deps = [
5593 "@FP16",
5594 "@FXdiv",
5595 "@pthreadpool",
5596 ],
5597)
5598
5599xnnpack_cc_library(
Marat Dukhanab582382020-07-06 13:32:08 -07005600 name = "packing",
5601 srcs = ["src/packing.c"],
5602 hdrs = INTERNAL_HDRS,
5603 gcc_copts = xnnpack_gcc_std_copts(),
5604 msvc_copts = xnnpack_msvc_std_copts(),
5605 deps = [
5606 "@FP16",
5607 "@FXdiv",
5608 "@pthreadpool",
5609 ],
5610)
5611
5612xnnpack_cc_library(
5613 name = "packing_test_mode",
5614 srcs = ["src/packing.c"],
5615 hdrs = INTERNAL_HDRS,
5616 copts = [
5617 "-UNDEBUG",
5618 "-DXNN_TEST_MODE=1",
5619 ],
5620 gcc_copts = xnnpack_gcc_std_copts(),
5621 msvc_copts = xnnpack_msvc_std_copts(),
5622 deps = [
5623 "@FP16",
5624 "@FXdiv",
5625 "@pthreadpool",
5626 ],
5627)
5628
5629xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005630 name = "operator_run",
5631 srcs = ["src/operator-run.c"],
Marat Dukhanc8e00eb2019-10-04 14:55:26 -07005632 hdrs = INTERNAL_HDRS + LOGGING_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005633 copts = LOGGING_COPTS + select({
Marat Dukhan05702cf2020-03-26 15:41:33 -07005634 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5635 "//conditions:default": [],
5636 }),
Marat Dukhan10a38082020-04-17 03:58:35 -07005637 gcc_copts = xnnpack_gcc_std_copts(),
5638 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005639 deps = [
Marat Dukhan3b59de22020-06-03 20:15:19 -07005640 ":logging_utils",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005641 "@FP16",
5642 "@FXdiv",
5643 "@clog",
5644 "@pthreadpool",
5645 ],
5646)
5647
Chao Mei6ddfc602020-05-13 22:29:36 -07005648xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005649 name = "operator_run_test_mode",
5650 srcs = ["src/operator-run.c"],
5651 hdrs = INTERNAL_HDRS + LOGGING_HDRS,
5652 copts = LOGGING_COPTS + [
5653 "-UNDEBUG",
5654 "-DXNN_TEST_MODE=1",
5655 ] + select({
5656 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5657 "//conditions:default": [],
5658 }),
5659 gcc_copts = xnnpack_gcc_std_copts(),
5660 msvc_copts = xnnpack_msvc_std_copts(),
5661 deps = [
Marat Dukhan3b59de22020-06-03 20:15:19 -07005662 ":logging_utils",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005663 "@FP16",
5664 "@FXdiv",
5665 "@clog",
5666 "@pthreadpool",
5667 ],
5668)
5669
5670xnnpack_cc_library(
Chao Mei6ddfc602020-05-13 22:29:36 -07005671 name = "memory_planner",
5672 srcs = ["src/memory-planner.c"],
5673 hdrs = INTERNAL_HDRS,
5674 defines = select({
5675 ":xnn_enable_memopt_explicit_true": ["XNN_ENABLE_MEMOPT=1"],
5676 ":xnn_enable_memopt_explicit_false": ["XNN_ENABLE_MEMOPT=0"],
5677 "//conditions:default": ["XNN_ENABLE_MEMOPT=1"],
5678 }),
5679 gcc_copts = xnnpack_gcc_std_copts(),
5680 msvc_copts = xnnpack_msvc_std_copts(),
5681 deps = [
Marat Dukhan3b59de22020-06-03 20:15:19 -07005682 ":logging_utils",
Chao Mei6ddfc602020-05-13 22:29:36 -07005683 "@pthreadpool",
5684 ],
5685)
5686
Marat Dukhan33fcf782020-05-24 14:27:15 -07005687xnnpack_cc_library(
5688 name = "memory_planner_test_mode",
5689 srcs = ["src/memory-planner.c"],
5690 hdrs = INTERNAL_HDRS,
5691 copts = [
5692 "-UNDEBUG",
5693 "-DXNN_TEST_MODE=1",
5694 ],
5695 defines = select({
5696 ":xnn_enable_memopt_explicit_true": ["XNN_ENABLE_MEMOPT=1"],
5697 ":xnn_enable_memopt_explicit_false": ["XNN_ENABLE_MEMOPT=0"],
5698 "//conditions:default": ["XNN_ENABLE_MEMOPT=1"],
5699 }),
5700 gcc_copts = xnnpack_gcc_std_copts(),
5701 msvc_copts = xnnpack_msvc_std_copts(),
5702 deps = [
Marat Dukhan3b59de22020-06-03 20:15:19 -07005703 ":logging_utils",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005704 "@pthreadpool",
5705 ],
5706)
5707
Marat Dukhan08c4a432019-10-03 09:29:21 -07005708cc_library(
5709 name = "enable_assembly",
5710 defines = select({
5711 ":xnn_enable_assembly_explicit_true": ["XNN_ENABLE_ASSEMBLY=1"],
5712 ":xnn_enable_assembly_explicit_false": ["XNN_ENABLE_ASSEMBLY=0"],
Frank Barchard810171d2019-10-10 10:34:51 -07005713 "//conditions:default": ["XNN_ENABLE_ASSEMBLY=1"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005714 }),
5715)
5716
Marat Dukhan9de90e02020-06-18 16:04:12 -07005717cc_library(
5718 name = "enable_sparse",
5719 defines = select({
5720 ":xnn_enable_sparse_explicit_true": ["XNN_ENABLE_SPARSE=1"],
5721 ":xnn_enable_sparse_explicit_false": ["XNN_ENABLE_SPARSE=0"],
Marat Dukhanb36582b2020-12-08 11:16:28 -08005722 "//conditions:default": ["XNN_ENABLE_SPARSE=1"],
Marat Dukhan9de90e02020-06-18 16:04:12 -07005723 }),
5724)
5725
Marat Dukhancf056b22019-10-07 10:26:29 -07005726xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005727 name = "operators",
5728 srcs = OPERATOR_SRCS + [
Marat Dukhan496389f2021-04-07 15:47:12 -07005729 "src/allocator.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005730 "src/operator-delete.c",
Marat Dukhancf056b22019-10-07 10:26:29 -07005731 ],
5732 hdrs = INTERNAL_HDRS + LOGGING_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005733 copts = LOGGING_COPTS + [
Marat Dukhan08c4a432019-10-03 09:29:21 -07005734 "-Isrc",
5735 "-Iinclude",
5736 ] + select({
5737 ":debug_build": [],
5738 "//conditions:default": xnnpack_min_size_copts(),
Marat Dukhan05702cf2020-03-26 15:41:33 -07005739 }) + select({
5740 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5741 "//conditions:default": [],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005742 }),
Marat Dukhan10a38082020-04-17 03:58:35 -07005743 gcc_copts = xnnpack_gcc_std_copts(),
5744 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005745 deps = [
Marat Dukhan08c4a432019-10-03 09:29:21 -07005746 ":indirection",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005747 ":logging_utils",
Marat Dukhanab582382020-07-06 13:32:08 -07005748 ":packing",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005749 "@FP16",
5750 "@FXdiv",
5751 "@clog",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005752 "@pthreadpool",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005753 ],
5754)
5755
Marat Dukhan10a38082020-04-17 03:58:35 -07005756xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005757 name = "operators_test_mode",
5758 srcs = OPERATOR_SRCS + [
Marat Dukhan496389f2021-04-07 15:47:12 -07005759 "src/allocator.c",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005760 "src/operator-delete.c",
5761 ],
5762 hdrs = INTERNAL_HDRS + LOGGING_HDRS,
5763 copts = LOGGING_COPTS + [
5764 "-Isrc",
5765 "-Iinclude",
5766 "-UNDEBUG",
5767 "-DXNN_TEST_MODE=1",
5768 ] + select({
5769 ":debug_build": [],
5770 "//conditions:default": xnnpack_min_size_copts(),
5771 }) + select({
5772 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5773 "//conditions:default": [],
5774 }),
5775 gcc_copts = xnnpack_gcc_std_copts(),
5776 msvc_copts = xnnpack_msvc_std_copts(),
5777 deps = [
5778 ":indirection_test_mode",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005779 ":logging_utils",
Marat Dukhanab582382020-07-06 13:32:08 -07005780 ":packing_test_mode",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005781 "@FP16",
5782 "@FXdiv",
5783 "@clog",
5784 "@pthreadpool",
5785 ],
5786)
5787
5788xnnpack_cc_library(
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005789 name = "XNNPACK",
5790 srcs = [
5791 "src/init.c",
Marat Dukhanccfdbd12020-02-03 14:27:45 -08005792 "src/runtime.c",
5793 "src/subgraph.c",
5794 "src/tensor.c",
Marat Dukhanf03da0d2020-06-10 16:00:20 -07005795 ] + SUBGRAPH_SRCS,
Marat Dukhan10a38082020-04-17 03:58:35 -07005796 hdrs = ["include/xnnpack.h"],
5797 copts = LOGGING_COPTS + [
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005798 "-Isrc",
5799 "-Iinclude",
5800 ] + select({
5801 ":debug_build": [],
5802 "//conditions:default": xnnpack_min_size_copts(),
Marat Dukhan05702cf2020-03-26 15:41:33 -07005803 }) + select({
5804 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5805 "//conditions:default": [],
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005806 }),
Marat Dukhan10a38082020-04-17 03:58:35 -07005807 gcc_copts = xnnpack_gcc_std_copts(),
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005808 includes = ["include"],
Marat Dukhan10a38082020-04-17 03:58:35 -07005809 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005810 visibility = xnnpack_visibility(),
5811 deps = [
5812 ":enable_assembly",
Marat Dukhan9de90e02020-06-18 16:04:12 -07005813 ":enable_sparse",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005814 ":logging_utils",
Chao Mei6ddfc602020-05-13 22:29:36 -07005815 ":memory_planner",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005816 ":operator_run",
5817 ":operators",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005818 ":ukernels",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005819 "@clog",
Marat Dukhanab2946c2020-05-21 20:04:13 -07005820 "@FP16",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005821 "@pthreadpool",
Marat Dukhand343c222019-10-07 09:22:14 -07005822 ] + select({
5823 ":emscripten": [],
5824 "//conditions:default": ["@cpuinfo"],
5825 }),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005826)
5827
Marat Dukhan10a38082020-04-17 03:58:35 -07005828xnnpack_cc_library(
Marat Dukhan33fcf782020-05-24 14:27:15 -07005829 name = "XNNPACK_test_mode",
5830 srcs = [
5831 "src/init.c",
5832 "src/runtime.c",
5833 "src/subgraph.c",
5834 "src/tensor.c",
Marat Dukhanf03da0d2020-06-10 16:00:20 -07005835 ] + SUBGRAPH_SRCS,
Marat Dukhan33fcf782020-05-24 14:27:15 -07005836 hdrs = ["include/xnnpack.h"],
5837 copts = LOGGING_COPTS + [
5838 "-Isrc",
5839 "-Iinclude",
5840 "-UNDEBUG",
5841 "-DXNN_TEST_MODE=1",
5842 ] + select({
5843 ":debug_build": [],
5844 "//conditions:default": xnnpack_min_size_copts(),
5845 }) + select({
5846 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5847 "//conditions:default": [],
5848 }),
5849 gcc_copts = xnnpack_gcc_std_copts(),
5850 includes = ["include"],
5851 msvc_copts = xnnpack_msvc_std_copts(),
5852 visibility = xnnpack_visibility(),
5853 deps = [
5854 ":enable_assembly",
Marat Dukhan9de90e02020-06-18 16:04:12 -07005855 ":enable_sparse",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005856 ":logging_utils",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005857 ":memory_planner_test_mode",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005858 ":operator_run_test_mode",
5859 ":operators_test_mode",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005860 ":ukernels_test_mode",
Marat Dukhan33fcf782020-05-24 14:27:15 -07005861 "@clog",
5862 "@FP16",
5863 "@pthreadpool",
5864 ] + select({
5865 ":emscripten": [],
5866 "//conditions:default": ["@cpuinfo"],
5867 }),
5868)
5869
Marat Dukhanf0cb70a2021-03-30 15:45:15 -07005870# Specialized XNNPACK version for TensorFlow Lite. Excludes operators currently
5871# not used by the TensorFlow Lite XNNPACK delegate to minimize code size.
Marat Dukhanae046f52020-06-15 13:16:14 -07005872xnnpack_cc_library(
Marat Dukhanf0cb70a2021-03-30 15:45:15 -07005873 name = "xnnpack_for_tflite",
5874 srcs = [
5875 "src/init.c",
5876 "src/runtime.c",
5877 "src/subgraph.c",
5878 "src/tensor.c",
5879 ] + SUBGRAPH_SRCS,
5880 hdrs = ["include/xnnpack.h"],
5881 copts = LOGGING_COPTS + [
5882 "-Isrc",
5883 "-Iinclude",
5884 ] + select({
5885 ":debug_build": [],
5886 "//conditions:default": xnnpack_min_size_copts(),
5887 }) + select({
5888 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5889 "//conditions:default": [],
5890 }),
5891 defines = [
Marat Dukhanf0cb70a2021-03-30 15:45:15 -07005892 "XNN_NO_U8_OPERATORS",
5893 "XNN_NO_X8_OPERATORS",
5894 "XNN_NO_F16_OPERATORS",
5895 "XNN_NO_X16_OPERATORS",
Marat Dukhanb939cdb2021-03-30 18:51:51 -07005896 ] + select({
5897 ":xnn_enable_qs8_explicit_true": [],
Marat Dukhan5e353862021-06-15 09:03:25 -07005898 ":xnn_enable_qs8_explicit_false": [
5899 "XNN_NO_QC8_OPERATORS",
5900 "XNN_NO_QS8_OPERATORS",
5901 ],
5902 "//conditions:default": [
5903 "XNN_NO_QC8_OPERATORS",
5904 "XNN_NO_QS8_OPERATORS",
5905 ],
Marat Dukhan8c8c1592021-07-13 13:59:02 -07005906 }) + select({
5907 ":xnn_enable_qu8_explicit_true": [],
5908 ":xnn_enable_qu8_explicit_false": [
5909 "XNN_NO_QU8_OPERATORS",
5910 ],
5911 "//conditions:default": [
5912 "XNN_NO_QU8_OPERATORS",
5913 ],
Marat Dukhanb939cdb2021-03-30 18:51:51 -07005914 }),
Marat Dukhanf0cb70a2021-03-30 15:45:15 -07005915 gcc_copts = xnnpack_gcc_std_copts(),
5916 includes = ["include"],
5917 msvc_copts = xnnpack_msvc_std_copts(),
5918 visibility = xnnpack_visibility(),
5919 deps = [
5920 ":enable_assembly",
5921 ":enable_sparse",
5922 ":logging_utils",
5923 ":memory_planner",
5924 ":operator_run",
5925 ":operators",
Marat Dukhand09ca262021-03-30 16:17:12 -07005926 ":ukernels",
Marat Dukhanf0cb70a2021-03-30 15:45:15 -07005927 "@clog",
5928 "@FP16",
5929 "@pthreadpool",
5930 ] + select({
5931 ":emscripten": [],
5932 "//conditions:default": ["@cpuinfo"],
5933 }),
5934)
5935
5936# Specialized XNNPACK version for TensorFlow.js. Excludes operators currently
5937# not used by the TensorFlow.js WebAssembly backend to minimize code size.
5938xnnpack_cc_library(
5939 name = "xnnpack_for_tfjs",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005940 srcs = [
5941 "src/init.c",
5942 ],
Marat Dukhan10a38082020-04-17 03:58:35 -07005943 hdrs = ["include/xnnpack.h"],
5944 copts = LOGGING_COPTS + [
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005945 "-Isrc",
5946 "-Iinclude",
5947 ] + select({
5948 ":debug_build": [],
5949 "//conditions:default": xnnpack_min_size_copts(),
Marat Dukhan05702cf2020-03-26 15:41:33 -07005950 }) + select({
5951 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
5952 "//conditions:default": [],
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005953 }),
5954 defines = [
Marat Dukhan16f1e1a2020-08-04 16:38:22 -07005955 "XNN_NO_QS8_OPERATORS",
Marat Dukhan08b7a972020-07-14 18:17:29 -07005956 "XNN_NO_QU8_OPERATORS",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005957 "XNN_NO_U8_OPERATORS",
5958 "XNN_NO_X8_OPERATORS",
Marat Dukhanefc47b82019-11-18 09:25:38 -08005959 "XNN_NO_NCHW_OPERATORS",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005960 ],
Marat Dukhan10a38082020-04-17 03:58:35 -07005961 gcc_copts = xnnpack_gcc_std_copts(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005962 includes = ["include"],
Marat Dukhan10a38082020-04-17 03:58:35 -07005963 msvc_copts = xnnpack_msvc_std_copts(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005964 visibility = xnnpack_visibility(),
5965 deps = [
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005966 ":enable_assembly",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005967 ":logging_utils",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005968 ":operator_run",
5969 ":operators",
Marat Dukhan3b59de22020-06-03 20:15:19 -07005970 ":ukernels",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005971 "@clog",
Marat Dukhan08c4a432019-10-03 09:29:21 -07005972 "@pthreadpool",
Marat Dukhan8fe54e42019-10-10 14:12:59 -07005973 ] + select({
5974 ":emscripten": [],
5975 "//conditions:default": ["@cpuinfo"],
5976 }),
Marat Dukhan08c4a432019-10-03 09:29:21 -07005977)
5978
Marat Dukhancf056b22019-10-07 10:26:29 -07005979xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -07005980 name = "bench_utils",
5981 srcs = ["bench/utils.cc"],
5982 hdrs = ["bench/utils.h"],
Marat Dukhanbad48fe2019-11-04 10:35:22 -08005983 deps = [
5984 "@com_google_benchmark//:benchmark",
5985 "@cpuinfo",
5986 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07005987)
5988
Frank Barchard7e955972019-10-11 10:34:25 -07005989######################### Benchmarks for micro-kernels #########################
Marat Dukhan08c4a432019-10-03 09:29:21 -07005990
5991xnnpack_benchmark(
Marat Dukhan595e1702020-07-31 10:12:52 -07005992 name = "qs8_gemm_bench",
5993 srcs = [
5994 "bench/gemm.h",
5995 "bench/qs8-gemm.cc",
5996 "src/xnnpack/AlignedAllocator.h",
5997 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Frank Barchard31328cb2020-10-12 11:55:18 -07005998 copts = xnnpack_optional_ruy_copts() + xnnpack_optional_gemmlowp_copts(),
5999 deps = MICROKERNEL_BENCHMARK_DEPS + [":packing"] + xnnpack_optional_ruy_deps() + xnnpack_optional_gemmlowp_deps(),
Marat Dukhan595e1702020-07-31 10:12:52 -07006000)
6001
6002xnnpack_benchmark(
Marat Dukhan56bdd4a2020-08-03 19:47:04 -07006003 name = "qs8_requantization_bench",
6004 srcs = [
6005 "bench/qs8-requantization.cc",
Marat Dukhan56bdd4a2020-08-03 19:47:04 -07006006 "src/xnnpack/AlignedAllocator.h",
Frank Barchard04336c12020-10-22 16:48:55 -07006007 "src/xnnpack/requantization-stubs.h",
Marat Dukhan56bdd4a2020-08-03 19:47:04 -07006008 ] + MICROKERNEL_BENCHMARK_HDRS,
6009 deps = MICROKERNEL_BENCHMARK_DEPS,
6010)
6011
6012xnnpack_benchmark(
Marat Dukhan08b7a972020-07-14 18:17:29 -07006013 name = "qu8_gemm_bench",
Marat Dukhan08c4a432019-10-03 09:29:21 -07006014 srcs = [
6015 "bench/gemm.h",
Marat Dukhan08b7a972020-07-14 18:17:29 -07006016 "bench/qu8-gemm.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07006017 "src/xnnpack/AlignedAllocator.h",
6018 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07006019 copts = xnnpack_optional_ruy_copts() + xnnpack_optional_gemmlowp_copts(),
Marat Dukhanab582382020-07-06 13:32:08 -07006020 deps = MICROKERNEL_BENCHMARK_DEPS + [":packing"] + xnnpack_optional_ruy_deps() + xnnpack_optional_gemmlowp_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07006021)
6022
6023xnnpack_benchmark(
Marat Dukhan5b69f8b2020-07-24 15:26:48 -07006024 name = "qu8_requantization_bench",
6025 srcs = [
6026 "bench/qu8-requantization.cc",
Marat Dukhan5b69f8b2020-07-24 15:26:48 -07006027 "src/xnnpack/AlignedAllocator.h",
Frank Barchard04336c12020-10-22 16:48:55 -07006028 "src/xnnpack/requantization-stubs.h",
Marat Dukhan5b69f8b2020-07-24 15:26:48 -07006029 ] + MICROKERNEL_BENCHMARK_HDRS,
6030 deps = MICROKERNEL_BENCHMARK_DEPS,
6031)
6032
6033xnnpack_benchmark(
Frank Barchard40d20fe2020-05-05 00:37:45 -07006034 name = "f16_igemm_bench",
6035 srcs = [
6036 "bench/f16-igemm.cc",
6037 "bench/conv.h",
6038 "bench/google/conv.h",
6039 "src/xnnpack/AlignedAllocator.h",
6040 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006041 deps = MICROKERNEL_BENCHMARK_DEPS + [
6042 ":indirection",
6043 ":packing",
6044 ],
Frank Barchard40d20fe2020-05-05 00:37:45 -07006045)
6046
6047xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006048 name = "f16_gemm_bench",
6049 srcs = [
6050 "bench/f16-gemm.cc",
6051 "bench/gemm.h",
6052 "src/xnnpack/AlignedAllocator.h",
6053 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006054 deps = MICROKERNEL_BENCHMARK_DEPS + [
6055 ":packing",
6056 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07006057)
6058
6059xnnpack_benchmark(
Marat Dukhanbdb56f52020-02-05 21:42:49 -08006060 name = "f16_spmm_bench",
6061 srcs = [
6062 "bench/f16-spmm.cc",
Marat Dukhan1631e3e2020-12-06 19:29:31 -08006063 "bench/spmm.h",
Marat Dukhanbdb56f52020-02-05 21:42:49 -08006064 "src/xnnpack/AlignedAllocator.h",
6065 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanbdb56f52020-02-05 21:42:49 -08006066 deps = MICROKERNEL_BENCHMARK_DEPS,
6067)
6068
6069xnnpack_benchmark(
Marat Dukhan6674d692021-05-05 22:27:00 -07006070 name = "f16_vrelu_bench",
6071 srcs = [
6072 "bench/f16-vrelu.cc",
6073 "src/xnnpack/AlignedAllocator.h",
6074 ] + MICROKERNEL_BENCHMARK_HDRS,
6075 deps = MICROKERNEL_BENCHMARK_DEPS,
6076)
6077
6078xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006079 name = "f32_igemm_bench",
6080 srcs = [
6081 "bench/f32-igemm.cc",
6082 "bench/conv.h",
6083 "src/xnnpack/AlignedAllocator.h",
6084 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006085 deps = MICROKERNEL_BENCHMARK_DEPS + [
6086 ":indirection",
6087 ":packing",
6088 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07006089)
6090
6091xnnpack_benchmark(
6092 name = "f32_conv_hwc_bench",
6093 srcs = [
6094 "bench/f32-conv-hwc.cc",
6095 "bench/dconv.h",
6096 "src/xnnpack/AlignedAllocator.h",
6097 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006098 deps = MICROKERNEL_BENCHMARK_DEPS + [
6099 ":packing",
6100 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07006101)
6102
6103xnnpack_benchmark(
Marat Dukhan1f29b802020-05-15 23:46:39 -07006104 name = "f32_conv_hwc2chw_bench",
Erich Elsen563df5f2019-10-23 08:02:21 -07006105 srcs = [
Marat Dukhan1f29b802020-05-15 23:46:39 -07006106 "bench/f32-conv-hwc2chw.cc",
Erich Elsen563df5f2019-10-23 08:02:21 -07006107 "bench/dconv.h",
6108 "src/xnnpack/AlignedAllocator.h",
6109 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006110 deps = MICROKERNEL_BENCHMARK_DEPS + [
6111 ":packing",
6112 ],
Erich Elsen563df5f2019-10-23 08:02:21 -07006113)
6114
6115xnnpack_benchmark(
Frank Barchard5a599a62020-06-04 20:12:44 -07006116 name = "f16_dwconv_bench",
6117 srcs = [
6118 "bench/f16-dwconv.cc",
6119 "bench/dwconv.h",
6120 "bench/google/dwconv.h",
6121 "src/xnnpack/AlignedAllocator.h",
6122 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006123 deps = MICROKERNEL_BENCHMARK_DEPS + [
6124 ":indirection",
6125 ":packing",
6126 ],
Frank Barchard5a599a62020-06-04 20:12:44 -07006127)
6128
6129xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006130 name = "f32_dwconv_bench",
6131 srcs = [
6132 "bench/f32-dwconv.cc",
6133 "bench/dwconv.h",
6134 "src/xnnpack/AlignedAllocator.h",
6135 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006136 deps = MICROKERNEL_BENCHMARK_DEPS + [
6137 ":indirection",
6138 ":packing",
6139 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07006140)
6141
6142xnnpack_benchmark(
Marat Dukhanbf715f92020-10-23 20:17:00 -07006143 name = "f32_dwconv2d_chw_bench",
Marat Dukhan08c4a432019-10-03 09:29:21 -07006144 srcs = [
Marat Dukhanbf715f92020-10-23 20:17:00 -07006145 "bench/f32-dwconv2d-chw.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07006146 "bench/dwconv.h",
6147 "src/xnnpack/AlignedAllocator.h",
6148 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006149 deps = MICROKERNEL_BENCHMARK_DEPS + [
6150 ":indirection",
6151 ":packing",
6152 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07006153)
6154
6155xnnpack_benchmark(
6156 name = "f32_gemm_bench",
6157 srcs = [
6158 "bench/f32-gemm.cc",
6159 "bench/gemm.h",
6160 "src/xnnpack/AlignedAllocator.h",
6161 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07006162 copts = xnnpack_optional_ruy_copts(),
Marat Dukhanab582382020-07-06 13:32:08 -07006163 deps = MICROKERNEL_BENCHMARK_DEPS + [":packing"] + xnnpack_optional_ruy_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07006164)
6165
6166xnnpack_benchmark(
Marat Dukhan4c4eb002019-12-08 21:27:49 -08006167 name = "f32_raddexpminusmax_bench",
6168 srcs = [
6169 "bench/f32-raddexpminusmax.cc",
6170 "src/xnnpack/AlignedAllocator.h",
6171 ] + MICROKERNEL_BENCHMARK_HDRS,
6172 deps = MICROKERNEL_BENCHMARK_DEPS,
6173)
6174
6175xnnpack_benchmark(
6176 name = "f32_raddextexp_bench",
6177 srcs = [
6178 "bench/f32-raddextexp.cc",
6179 "src/xnnpack/AlignedAllocator.h",
6180 ] + MICROKERNEL_BENCHMARK_HDRS,
6181 deps = MICROKERNEL_BENCHMARK_DEPS,
6182)
6183
6184xnnpack_benchmark(
6185 name = "f32_raddstoreexpminusmax_bench",
6186 srcs = [
6187 "bench/f32-raddstoreexpminusmax.cc",
6188 "src/xnnpack/AlignedAllocator.h",
6189 ] + MICROKERNEL_BENCHMARK_HDRS,
6190 deps = MICROKERNEL_BENCHMARK_DEPS,
6191)
6192
6193xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006194 name = "f32_rmax_bench",
6195 srcs = [
6196 "bench/f32-rmax.cc",
6197 "src/xnnpack/AlignedAllocator.h",
6198 ] + MICROKERNEL_BENCHMARK_HDRS,
6199 deps = MICROKERNEL_BENCHMARK_DEPS,
6200)
6201
6202xnnpack_benchmark(
6203 name = "f32_spmm_bench",
6204 srcs = [
6205 "bench/f32-spmm.cc",
Marat Dukhan1631e3e2020-12-06 19:29:31 -08006206 "bench/spmm.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07006207 "src/xnnpack/AlignedAllocator.h",
6208 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07006209 deps = MICROKERNEL_BENCHMARK_DEPS,
6210)
6211
6212xnnpack_benchmark(
Marat Dukhanfd8e6892020-01-27 15:25:25 -08006213 name = "f32_softmax_bench",
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -07006214 srcs = [
Marat Dukhanfd8e6892020-01-27 15:25:25 -08006215 "bench/f32-softmax.cc",
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -07006216 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhan10a38082020-04-17 03:58:35 -07006217 copts = xnnpack_optional_dnnl_copts(),
Marat Dukhan8d3c6932020-03-06 20:27:27 -08006218 deps = MICROKERNEL_BENCHMARK_DEPS + xnnpack_optional_dnnl_deps(),
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -07006219)
6220
6221xnnpack_benchmark(
Marat Dukhaned6baaf2020-12-01 15:07:08 -08006222 name = "f32_velu_bench",
6223 srcs = [
6224 "bench/f32-velu.cc",
6225 "src/xnnpack/AlignedAllocator.h",
6226 ] + MICROKERNEL_BENCHMARK_HDRS,
6227 deps = MICROKERNEL_BENCHMARK_DEPS,
6228)
6229
6230xnnpack_benchmark(
Marat Dukhan6674d692021-05-05 22:27:00 -07006231 name = "f32_vhswish_bench",
6232 srcs = [
6233 "bench/f32-vhswish.cc",
6234 "src/xnnpack/AlignedAllocator.h",
6235 ] + MICROKERNEL_BENCHMARK_HDRS,
6236 deps = MICROKERNEL_BENCHMARK_DEPS,
6237)
6238
6239xnnpack_benchmark(
6240 name = "f32_vrelu_bench",
6241 srcs = [
6242 "bench/f32-vrelu.cc",
6243 "src/xnnpack/AlignedAllocator.h",
6244 ] + MICROKERNEL_BENCHMARK_HDRS,
6245 deps = MICROKERNEL_BENCHMARK_DEPS,
6246)
6247
6248xnnpack_benchmark(
Marat Dukhan4c4eb002019-12-08 21:27:49 -08006249 name = "f32_vscaleexpminusmax_bench",
6250 srcs = [
6251 "bench/f32-vscaleexpminusmax.cc",
6252 "src/xnnpack/AlignedAllocator.h",
6253 ] + MICROKERNEL_BENCHMARK_HDRS,
6254 deps = MICROKERNEL_BENCHMARK_DEPS,
6255)
6256
6257xnnpack_benchmark(
6258 name = "f32_vscaleextexp_bench",
6259 srcs = [
6260 "bench/f32-vscaleextexp.cc",
6261 "src/xnnpack/AlignedAllocator.h",
6262 ] + MICROKERNEL_BENCHMARK_HDRS,
6263 deps = MICROKERNEL_BENCHMARK_DEPS,
6264)
6265
6266xnnpack_benchmark(
Marat Dukhan6674d692021-05-05 22:27:00 -07006267 name = "f32_vsigmoid_bench",
6268 srcs = [
6269 "bench/f32-vsigmoid.cc",
6270 "src/xnnpack/AlignedAllocator.h",
6271 ] + MICROKERNEL_BENCHMARK_HDRS,
6272 deps = MICROKERNEL_BENCHMARK_DEPS,
6273)
6274
6275xnnpack_benchmark(
Marat Dukhanf4db2f32020-06-30 10:55:30 -07006276 name = "f32_vsqrt_bench",
6277 srcs = [
6278 "bench/f32-vsqrt.cc",
6279 "src/xnnpack/AlignedAllocator.h",
6280 ] + MICROKERNEL_BENCHMARK_HDRS,
6281 deps = MICROKERNEL_BENCHMARK_DEPS,
6282)
6283
6284xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006285 name = "f32_im2col_gemm_bench",
6286 srcs = [
6287 "bench/f32-im2col-gemm.cc",
6288 "bench/conv.h",
6289 "src/xnnpack/AlignedAllocator.h",
6290 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006291 deps = MICROKERNEL_BENCHMARK_DEPS + [
6292 ":im2col",
6293 ":packing",
6294 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -07006295)
6296
Marat Dukhanfe7acb62020-03-09 19:30:05 -07006297xnnpack_benchmark(
Marat Dukhanffbf96a2020-05-14 02:59:08 -07006298 name = "rounding_bench",
6299 srcs = [
6300 "bench/rounding.cc",
Marat Dukhanffbf96a2020-05-14 02:59:08 -07006301 "src/xnnpack/AlignedAllocator.h",
Frank Barchard04336c12020-10-22 16:48:55 -07006302 "src/xnnpack/math-stubs.h",
Marat Dukhanffbf96a2020-05-14 02:59:08 -07006303 ] + MICROKERNEL_BENCHMARK_HDRS,
6304 deps = MICROKERNEL_BENCHMARK_DEPS,
6305)
6306
Marat Dukhan08c4a432019-10-03 09:29:21 -07006307########################### Benchmarks for operators ###########################
6308
6309xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006310 name = "average_pooling_bench",
6311 srcs = ["bench/average-pooling.cc"],
Marat Dukhan7a16d8b2020-03-11 04:22:44 -07006312 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan8ea0b072020-04-23 16:12:18 -07006313 tags = ["nowin32"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006314 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07006315)
6316
6317xnnpack_benchmark(
Marat Dukhan87727142020-06-24 15:24:10 -07006318 name = "bankers_rounding_bench",
6319 srcs = ["bench/bankers-rounding.cc"],
6320 copts = xnnpack_optional_tflite_copts(),
6321 tags = ["nowin32"],
6322 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
6323)
6324
6325xnnpack_benchmark(
6326 name = "ceiling_bench",
6327 srcs = ["bench/ceiling.cc"],
6328 copts = xnnpack_optional_tflite_copts(),
6329 tags = ["nowin32"],
6330 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
6331)
6332
6333xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006334 name = "channel_shuffle_bench",
6335 srcs = ["bench/channel-shuffle.cc"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006336 deps = OPERATOR_BENCHMARK_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07006337)
6338
6339xnnpack_benchmark(
6340 name = "convolution_bench",
6341 srcs = ["bench/convolution.cc"],
6342 copts = xnnpack_optional_tflite_copts() + xnnpack_optional_armcl_copts(),
Marat Dukhan8ea0b072020-04-23 16:12:18 -07006343 tags = ["nowin32"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006344 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps() + xnnpack_optional_armcl_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07006345)
6346
6347xnnpack_benchmark(
6348 name = "deconvolution_bench",
6349 srcs = ["bench/deconvolution.cc"],
6350 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan8ea0b072020-04-23 16:12:18 -07006351 tags = ["nowin32"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006352 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07006353)
6354
6355xnnpack_benchmark(
Marat Dukhanb6bd4bc2020-12-01 17:01:40 -08006356 name = "elu_bench",
6357 srcs = ["bench/elu.cc"],
6358 copts = xnnpack_optional_tflite_copts(),
6359 tags = ["nowin32"],
6360 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
6361)
6362
6363xnnpack_benchmark(
Marat Dukhan87727142020-06-24 15:24:10 -07006364 name = "floor_bench",
6365 srcs = ["bench/floor.cc"],
6366 copts = xnnpack_optional_tflite_copts(),
6367 tags = ["nowin32"],
6368 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
6369)
6370
6371xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006372 name = "global_average_pooling_bench",
6373 srcs = ["bench/global-average-pooling.cc"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006374 deps = OPERATOR_BENCHMARK_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07006375)
6376
6377xnnpack_benchmark(
Marat Dukhanad352602020-06-25 21:50:54 -07006378 name = "hardswish_bench",
6379 srcs = ["bench/hardswish.cc"],
6380 copts = xnnpack_optional_tflite_copts(),
6381 tags = ["nowin32"],
6382 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
6383)
6384
6385xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -07006386 name = "max_pooling_bench",
6387 srcs = ["bench/max-pooling.cc"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006388 deps = OPERATOR_BENCHMARK_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07006389)
6390
6391xnnpack_benchmark(
6392 name = "sigmoid_bench",
6393 srcs = ["bench/sigmoid.cc"],
Marat Dukhanc3b9e862019-11-17 13:18:54 -08006394 copts = xnnpack_optional_tflite_copts(),
Marat Dukhanca2ba702020-04-24 01:31:47 -07006395 tags = ["nowin32"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006396 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07006397)
6398
6399xnnpack_benchmark(
Marat Dukhan95b22432019-10-30 16:30:14 -07006400 name = "prelu_bench",
6401 srcs = ["bench/prelu.cc"],
6402 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan8ea0b072020-04-23 16:12:18 -07006403 tags = ["nowin32"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006404 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan95b22432019-10-30 16:30:14 -07006405)
6406
6407xnnpack_benchmark(
Marat Dukhanfd8e6892020-01-27 15:25:25 -08006408 name = "softmax_bench",
6409 srcs = ["bench/softmax.cc"],
Marat Dukhan9c0db962020-01-28 12:30:14 -08006410 copts = xnnpack_optional_tflite_copts(),
Marat Dukhanca2ba702020-04-24 01:31:47 -07006411 tags = ["nowin32"],
Marat Dukhan1b354632020-03-23 12:50:22 -07006412 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -07006413)
6414
Marat Dukhan87727142020-06-24 15:24:10 -07006415xnnpack_benchmark(
Marat Dukhan6804bbd2020-06-30 19:26:11 -07006416 name = "square_root_bench",
6417 srcs = ["bench/square-root.cc"],
6418 copts = xnnpack_optional_tflite_copts(),
6419 tags = ["nowin32"],
6420 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
6421)
6422
6423xnnpack_benchmark(
Marat Dukhan87727142020-06-24 15:24:10 -07006424 name = "truncation_bench",
6425 srcs = ["bench/truncation.cc"],
6426 deps = OPERATOR_BENCHMARK_DEPS,
6427)
6428
Marat Dukhanc068bb62019-10-04 13:24:39 -07006429############################# End-to-end benchmarks ############################
6430
6431cc_library(
Marat Dukhan270a2c42020-06-26 16:45:52 -07006432 name = "fp32_mobilenet_v1",
6433 srcs = ["models/fp32-mobilenet-v1.cc"],
Marat Dukhanc068bb62019-10-04 13:24:39 -07006434 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -08006435 copts = xnnpack_std_cxxopts(),
Marat Dukhanc068bb62019-10-04 13:24:39 -07006436 linkstatic = True,
6437 deps = [
6438 ":XNNPACK",
6439 "@pthreadpool",
6440 ],
6441)
6442
6443cc_library(
Marat Dukhan4cea2322021-03-09 09:35:36 -08006444 name = "fp32_sparse_mobilenet_v1",
6445 srcs = ["models/fp32-sparse-mobilenet-v1.cc"],
6446 hdrs = ["models/models.h"],
6447 copts = xnnpack_std_cxxopts(),
6448 linkstatic = True,
6449 deps = [
6450 ":XNNPACK",
6451 "@pthreadpool",
6452 ],
6453)
6454
6455cc_library(
Marat Dukhan270a2c42020-06-26 16:45:52 -07006456 name = "fp16_mobilenet_v1",
6457 srcs = ["models/fp16-mobilenet-v1.cc"],
6458 hdrs = ["models/models.h"],
6459 copts = xnnpack_std_cxxopts(),
6460 linkstatic = True,
6461 deps = [
6462 ":XNNPACK",
6463 "@FP16",
6464 "@pthreadpool",
6465 ],
6466)
6467
6468cc_library(
Marat Dukhan0743cdf2020-08-04 18:52:07 -07006469 name = "qs8_mobilenet_v1",
6470 srcs = ["models/qs8-mobilenet-v1.cc"],
6471 hdrs = ["models/models.h"],
6472 copts = xnnpack_std_cxxopts(),
6473 linkstatic = True,
6474 deps = [
6475 ":XNNPACK",
6476 "@pthreadpool",
6477 ],
6478)
6479
6480cc_library(
Marat Dukhan70a96182020-09-03 17:13:58 -07006481 name = "qs8_mobilenet_v2",
6482 srcs = ["models/qs8-mobilenet-v2.cc"],
6483 hdrs = ["models/models.h"],
6484 copts = xnnpack_std_cxxopts(),
6485 linkstatic = True,
6486 deps = [
6487 ":XNNPACK",
6488 "@pthreadpool",
6489 ],
6490)
6491
6492cc_library(
Marat Dukhan12a23bb2021-03-08 08:13:21 -08006493 name = "qu8_mobilenet_v1",
6494 srcs = ["models/qu8-mobilenet-v1.cc"],
6495 hdrs = ["models/models.h"],
6496 copts = xnnpack_std_cxxopts(),
6497 linkstatic = True,
6498 deps = [
6499 ":XNNPACK",
6500 "@pthreadpool",
6501 ],
6502)
6503
6504cc_library(
Marat Dukhan036b2b12021-07-21 01:12:58 -07006505 name = "qu8_mobilenet_v2",
6506 srcs = ["models/qu8-mobilenet-v2.cc"],
6507 hdrs = ["models/models.h"],
6508 copts = xnnpack_std_cxxopts(),
6509 linkstatic = True,
6510 deps = [
6511 ":XNNPACK",
6512 "@pthreadpool",
6513 ],
6514)
6515
6516cc_library(
Marat Dukhan270a2c42020-06-26 16:45:52 -07006517 name = "fp32_mobilenet_v2",
6518 srcs = ["models/fp32-mobilenet-v2.cc"],
Marat Dukhanc068bb62019-10-04 13:24:39 -07006519 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -08006520 copts = xnnpack_std_cxxopts(),
Marat Dukhanc068bb62019-10-04 13:24:39 -07006521 linkstatic = True,
6522 deps = [
6523 ":XNNPACK",
6524 "@pthreadpool",
6525 ],
6526)
6527
Marat Dukhanc08cdf52019-12-09 09:17:51 -08006528cc_library(
Marat Dukhan4cea2322021-03-09 09:35:36 -08006529 name = "fp32_sparse_mobilenet_v2",
6530 srcs = ["models/fp32-sparse-mobilenet-v2.cc"],
6531 hdrs = ["models/models.h"],
6532 copts = xnnpack_std_cxxopts(),
6533 linkstatic = True,
6534 deps = [
6535 ":XNNPACK",
6536 "@pthreadpool",
6537 ],
6538)
6539
6540cc_library(
Marat Dukhan270a2c42020-06-26 16:45:52 -07006541 name = "fp16_mobilenet_v2",
6542 srcs = ["models/fp16-mobilenet-v2.cc"],
6543 hdrs = ["models/models.h"],
6544 copts = xnnpack_std_cxxopts(),
6545 linkstatic = True,
6546 deps = [
6547 ":XNNPACK",
6548 "@FP16",
6549 "@pthreadpool",
6550 ],
6551)
6552
6553cc_library(
6554 name = "fp32_mobilenet_v3_large",
6555 srcs = ["models/fp32-mobilenet-v3-large.cc"],
Marat Dukhanc08cdf52019-12-09 09:17:51 -08006556 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -08006557 copts = xnnpack_std_cxxopts(),
Marat Dukhanc08cdf52019-12-09 09:17:51 -08006558 linkstatic = True,
6559 deps = [
6560 ":XNNPACK",
6561 "@pthreadpool",
6562 ],
6563)
6564
6565cc_library(
Marat Dukhan4cea2322021-03-09 09:35:36 -08006566 name = "fp32_sparse_mobilenet_v3_large",
6567 srcs = ["models/fp32-sparse-mobilenet-v3-large.cc"],
6568 hdrs = ["models/models.h"],
6569 copts = xnnpack_std_cxxopts(),
6570 linkstatic = True,
6571 deps = [
6572 ":XNNPACK",
6573 "@pthreadpool",
6574 ],
6575)
6576
6577cc_library(
Marat Dukhan66f3ccd2020-09-14 16:09:38 -07006578 name = "fp16_mobilenet_v3_large",
6579 srcs = ["models/fp16-mobilenet-v3-large.cc"],
6580 hdrs = ["models/models.h"],
6581 copts = xnnpack_std_cxxopts(),
6582 linkstatic = True,
6583 deps = [
6584 ":XNNPACK",
6585 "@FP16",
6586 "@pthreadpool",
6587 ],
6588)
6589
6590cc_library(
Marat Dukhan270a2c42020-06-26 16:45:52 -07006591 name = "fp32_mobilenet_v3_small",
6592 srcs = ["models/fp32-mobilenet-v3-small.cc"],
Marat Dukhanc08cdf52019-12-09 09:17:51 -08006593 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -08006594 copts = xnnpack_std_cxxopts(),
Marat Dukhanc08cdf52019-12-09 09:17:51 -08006595 linkstatic = True,
6596 deps = [
6597 ":XNNPACK",
6598 "@pthreadpool",
6599 ],
6600)
6601
Marat Dukhan66f3ccd2020-09-14 16:09:38 -07006602cc_library(
Marat Dukhan4cea2322021-03-09 09:35:36 -08006603 name = "fp32_sparse_mobilenet_v3_small",
6604 srcs = ["models/fp32-sparse-mobilenet-v3-small.cc"],
6605 hdrs = ["models/models.h"],
6606 copts = xnnpack_std_cxxopts(),
6607 linkstatic = True,
6608 deps = [
6609 ":XNNPACK",
6610 "@pthreadpool",
6611 ],
6612)
6613
6614cc_library(
Marat Dukhan66f3ccd2020-09-14 16:09:38 -07006615 name = "fp16_mobilenet_v3_small",
6616 srcs = ["models/fp16-mobilenet-v3-small.cc"],
6617 hdrs = ["models/models.h"],
6618 copts = xnnpack_std_cxxopts(),
6619 linkstatic = True,
6620 deps = [
6621 ":XNNPACK",
6622 "@FP16",
6623 "@pthreadpool",
6624 ],
6625)
6626
Marat Dukhanc068bb62019-10-04 13:24:39 -07006627xnnpack_benchmark(
Marat Dukhanef4416e2019-10-31 13:44:40 -07006628 name = "f32_dwconv_e2e_bench",
Marat Dukhanc08cdf52019-12-09 09:17:51 -08006629 srcs = [
6630 "bench/f32-dwconv-e2e.cc",
6631 "bench/end2end.h",
6632 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanef4416e2019-10-31 13:44:40 -07006633 deps = MICROKERNEL_BENCHMARK_DEPS + [
6634 ":XNNPACK",
Marat Dukhan270a2c42020-06-26 16:45:52 -07006635 ":fp32_mobilenet_v1",
6636 ":fp32_mobilenet_v2",
6637 ":fp32_mobilenet_v3_large",
6638 ":fp32_mobilenet_v3_small",
Marat Dukhanef4416e2019-10-31 13:44:40 -07006639 ],
6640)
6641
6642xnnpack_benchmark(
Marat Dukhan5f18d262019-10-31 10:24:14 -07006643 name = "f32_gemm_e2e_bench",
Marat Dukhanc08cdf52019-12-09 09:17:51 -08006644 srcs = [
6645 "bench/f32-gemm-e2e.cc",
6646 "bench/end2end.h",
6647 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhan5f18d262019-10-31 10:24:14 -07006648 deps = MICROKERNEL_BENCHMARK_DEPS + [
6649 ":XNNPACK",
Marat Dukhan270a2c42020-06-26 16:45:52 -07006650 ":fp32_mobilenet_v1",
6651 ":fp32_mobilenet_v2",
6652 ":fp32_mobilenet_v3_large",
6653 ":fp32_mobilenet_v3_small",
Marat Dukhan5f18d262019-10-31 10:24:14 -07006654 ],
6655)
6656
6657xnnpack_benchmark(
Frank Barcharddc909cb2021-02-08 13:59:31 -08006658 name = "qs8_gemm_e2e_bench",
6659 srcs = [
6660 "bench/qs8-gemm-e2e.cc",
6661 "bench/end2end.h",
6662 ] + MICROKERNEL_BENCHMARK_HDRS,
6663 deps = MICROKERNEL_BENCHMARK_DEPS + [
6664 ":XNNPACK",
6665 ":qs8_mobilenet_v1",
6666 ":qs8_mobilenet_v2",
6667 ],
6668)
6669
6670xnnpack_benchmark(
Marat Dukhanc068bb62019-10-04 13:24:39 -07006671 name = "end2end_bench",
6672 srcs = ["bench/end2end.cc"],
6673 deps = [
6674 ":XNNPACK",
Frank Barchardc712fa42019-10-31 14:00:21 -07006675 ":bench_utils",
Marat Dukhan270a2c42020-06-26 16:45:52 -07006676 ":fp16_mobilenet_v1",
6677 ":fp16_mobilenet_v2",
Marat Dukhan66f3ccd2020-09-14 16:09:38 -07006678 ":fp16_mobilenet_v3_large",
6679 ":fp16_mobilenet_v3_small",
Marat Dukhan270a2c42020-06-26 16:45:52 -07006680 ":fp32_mobilenet_v1",
6681 ":fp32_mobilenet_v2",
6682 ":fp32_mobilenet_v3_large",
6683 ":fp32_mobilenet_v3_small",
Marat Dukhan4cea2322021-03-09 09:35:36 -08006684 ":fp32_sparse_mobilenet_v1",
6685 ":fp32_sparse_mobilenet_v2",
6686 ":fp32_sparse_mobilenet_v3_large",
6687 ":fp32_sparse_mobilenet_v3_small",
Marat Dukhan0743cdf2020-08-04 18:52:07 -07006688 ":qs8_mobilenet_v1",
Marat Dukhan70a96182020-09-03 17:13:58 -07006689 ":qs8_mobilenet_v2",
Marat Dukhan12a23bb2021-03-08 08:13:21 -08006690 ":qu8_mobilenet_v1",
Marat Dukhan036b2b12021-07-21 01:12:58 -07006691 ":qu8_mobilenet_v2",
Marat Dukhanc068bb62019-10-04 13:24:39 -07006692 "@pthreadpool",
6693 ],
6694)
6695
Marat Dukhan6adff4e2019-10-14 18:32:07 -07006696#################### Accuracy evaluation for math functions ####################
6697
6698xnnpack_benchmark(
Marat Dukhancf67ec62020-12-14 09:56:37 -08006699 name = "f32_exp_ulp_eval",
Marat Dukhan6adff4e2019-10-14 18:32:07 -07006700 srcs = [
Marat Dukhancf67ec62020-12-14 09:56:37 -08006701 "eval/f32-exp-ulp.cc",
Marat Dukhan6adff4e2019-10-14 18:32:07 -07006702 "src/xnnpack/AlignedAllocator.h",
6703 ] + ACCURACY_EVAL_HDRS,
Marat Dukhan3a305212020-12-06 19:24:27 -08006704 deps = ACCURACY_EVAL_DEPS + [
6705 ":bench_utils",
6706 "@cpuinfo",
6707 ],
Marat Dukhan6adff4e2019-10-14 18:32:07 -07006708)
6709
Marat Dukhan515c9772019-10-17 18:07:57 -07006710xnnpack_benchmark(
Marat Dukhancf67ec62020-12-14 09:56:37 -08006711 name = "f32_expminus_ulp_eval",
Marat Dukhan515c9772019-10-17 18:07:57 -07006712 srcs = [
Marat Dukhancf67ec62020-12-14 09:56:37 -08006713 "eval/f32-expminus-ulp.cc",
Marat Dukhan515c9772019-10-17 18:07:57 -07006714 "src/xnnpack/AlignedAllocator.h",
6715 ] + ACCURACY_EVAL_HDRS,
Marat Dukhan3a305212020-12-06 19:24:27 -08006716 deps = ACCURACY_EVAL_DEPS + [
6717 ":bench_utils",
6718 "@cpuinfo",
6719 ],
Marat Dukhan515c9772019-10-17 18:07:57 -07006720)
6721
Marat Dukhan98ba4412019-10-23 02:14:28 -07006722xnnpack_benchmark(
Marat Dukhancf67ec62020-12-14 09:56:37 -08006723 name = "f32_expm1minus_ulp_eval",
Marat Dukhana438aca2020-11-20 15:45:01 -08006724 srcs = [
Marat Dukhancf67ec62020-12-14 09:56:37 -08006725 "eval/f32-expm1minus-ulp.cc",
Marat Dukhana438aca2020-11-20 15:45:01 -08006726 "src/xnnpack/AlignedAllocator.h",
6727 ] + ACCURACY_EVAL_HDRS,
Marat Dukhande390d42020-11-29 19:32:18 -08006728 deps = ACCURACY_EVAL_DEPS + [
6729 ":bench_utils",
Marat Dukhan3a305212020-12-06 19:24:27 -08006730 "@cpuinfo",
Marat Dukhande390d42020-11-29 19:32:18 -08006731 ],
Marat Dukhana438aca2020-11-20 15:45:01 -08006732)
6733
6734xnnpack_benchmark(
Marat Dukhancf67ec62020-12-14 09:56:37 -08006735 name = "f32_extexp_ulp_eval",
Marat Dukhan98ba4412019-10-23 02:14:28 -07006736 srcs = [
Marat Dukhancf67ec62020-12-14 09:56:37 -08006737 "eval/f32-extexp-ulp.cc",
Marat Dukhan98ba4412019-10-23 02:14:28 -07006738 "src/xnnpack/AlignedAllocator.h",
6739 ] + ACCURACY_EVAL_HDRS,
Marat Dukhan3a305212020-12-06 19:24:27 -08006740 deps = ACCURACY_EVAL_DEPS + [
6741 ":bench_utils",
6742 "@cpuinfo",
6743 ],
Marat Dukhan98ba4412019-10-23 02:14:28 -07006744)
6745
Marat Dukhanf44f0222020-12-14 11:53:27 -08006746xnnpack_benchmark(
6747 name = "f32_sigmoid_ulp_eval",
6748 srcs = [
6749 "eval/f32-sigmoid-ulp.cc",
6750 "src/xnnpack/AlignedAllocator.h",
6751 ] + ACCURACY_EVAL_HDRS,
6752 deps = ACCURACY_EVAL_DEPS + [
6753 ":bench_utils",
6754 "@cpuinfo",
6755 ],
6756)
6757
6758xnnpack_benchmark(
6759 name = "f32_sqrt_ulp_eval",
6760 srcs = [
6761 "eval/f32-sqrt-ulp.cc",
6762 "src/xnnpack/AlignedAllocator.h",
6763 ] + ACCURACY_EVAL_HDRS,
6764 deps = ACCURACY_EVAL_DEPS + [
6765 ":bench_utils",
6766 "@cpuinfo",
6767 ],
6768)
6769
6770################### Accuracy verification for math functions ##################
6771
6772xnnpack_unit_test(
Marat Dukhanf7291fc2020-12-15 11:02:50 -08006773 name = "f32_exp_eval",
6774 srcs = [
6775 "eval/f32-exp.cc",
6776 "src/xnnpack/AlignedAllocator.h",
6777 "src/xnnpack/math-stubs.h",
6778 ] + MICROKERNEL_TEST_HDRS,
6779 automatic = False,
6780 deps = MICROKERNEL_TEST_DEPS,
6781)
6782
6783xnnpack_unit_test(
Marat Dukhanf44f0222020-12-14 11:53:27 -08006784 name = "f32_expm1minus_eval",
6785 srcs = [
6786 "eval/f32-expm1minus.cc",
6787 "src/xnnpack/AlignedAllocator.h",
6788 "src/xnnpack/math-stubs.h",
6789 ] + MICROKERNEL_TEST_HDRS,
6790 automatic = False,
6791 deps = MICROKERNEL_TEST_DEPS,
6792)
6793
Marat Dukhan8853b822020-05-07 12:19:01 -07006794xnnpack_unit_test(
Marat Dukhand28a5a22020-12-14 15:27:22 -08006795 name = "f32_expminus_eval",
6796 srcs = [
6797 "eval/f32-expminus.cc",
6798 "src/xnnpack/AlignedAllocator.h",
6799 "src/xnnpack/math-stubs.h",
6800 ] + MICROKERNEL_TEST_HDRS,
6801 automatic = False,
6802 deps = MICROKERNEL_TEST_DEPS,
6803)
6804
6805xnnpack_unit_test(
Marat Dukhan8853b822020-05-07 12:19:01 -07006806 name = "f32_roundne_eval",
6807 srcs = [
6808 "eval/f32-roundne.cc",
6809 "src/xnnpack/AlignedAllocator.h",
6810 "src/xnnpack/math-stubs.h",
6811 ] + MICROKERNEL_TEST_HDRS,
Marat Dukhan22eed3d2020-05-11 20:13:37 -07006812 automatic = False,
Marat Dukhan8853b822020-05-07 12:19:01 -07006813 deps = MICROKERNEL_TEST_DEPS,
6814)
6815
Marat Dukhan2dbb9442020-05-12 20:43:43 -07006816xnnpack_unit_test(
Marat Dukhanc9852ba2020-05-13 17:21:29 -07006817 name = "f32_roundd_eval",
6818 srcs = [
6819 "eval/f32-roundd.cc",
6820 "src/xnnpack/AlignedAllocator.h",
6821 "src/xnnpack/math-stubs.h",
6822 ] + MICROKERNEL_TEST_HDRS,
6823 automatic = False,
6824 deps = MICROKERNEL_TEST_DEPS,
6825)
6826
6827xnnpack_unit_test(
6828 name = "f32_roundu_eval",
6829 srcs = [
6830 "eval/f32-roundu.cc",
6831 "src/xnnpack/AlignedAllocator.h",
6832 "src/xnnpack/math-stubs.h",
6833 ] + MICROKERNEL_TEST_HDRS,
6834 automatic = False,
6835 deps = MICROKERNEL_TEST_DEPS,
6836)
6837
6838xnnpack_unit_test(
Marat Dukhan2dbb9442020-05-12 20:43:43 -07006839 name = "f32_roundz_eval",
6840 srcs = [
6841 "eval/f32-roundz.cc",
6842 "src/xnnpack/AlignedAllocator.h",
6843 "src/xnnpack/math-stubs.h",
6844 ] + MICROKERNEL_TEST_HDRS,
Marat Dukhanc9852ba2020-05-13 17:21:29 -07006845 automatic = False,
Marat Dukhan2dbb9442020-05-12 20:43:43 -07006846 deps = MICROKERNEL_TEST_DEPS,
6847)
6848
Marat Dukhan08c4a432019-10-03 09:29:21 -07006849######################### Unit tests for micro-kernels #########################
6850
6851xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07006852 name = "f16_dwconv_minmax_test",
6853 srcs = [
6854 "test/f16-dwconv-minmax.cc",
6855 "test/dwconv-microkernel-tester.h",
6856 "src/xnnpack/AlignedAllocator.h",
6857 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
6858 deps = MICROKERNEL_TEST_DEPS + [":packing"],
6859)
6860
6861xnnpack_unit_test(
6862 name = "f16_gavgpool_minmax_test",
6863 srcs = [
6864 "test/f16-gavgpool-minmax.cc",
6865 "test/gavgpool-microkernel-tester.h",
6866 "src/xnnpack/AlignedAllocator.h",
6867 ] + MICROKERNEL_TEST_HDRS,
6868 deps = MICROKERNEL_TEST_DEPS,
6869)
6870
6871xnnpack_unit_test(
Marat Dukhande06f492020-04-09 00:19:31 -07006872 name = "f16_gemm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07006873 srcs = [
Marat Dukhande06f492020-04-09 00:19:31 -07006874 "test/f16-gemm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07006875 "test/gemm-microkernel-tester.h",
6876 "src/xnnpack/AlignedAllocator.h",
6877 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07006878 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07006879)
6880
6881xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07006882 name = "f16_igemm_minmax_test",
6883 srcs = [
6884 "test/f16-igemm-minmax.cc",
6885 "test/gemm-microkernel-tester.h",
6886 "src/xnnpack/AlignedAllocator.h",
6887 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
6888 deps = MICROKERNEL_TEST_DEPS + [":packing"],
6889)
6890
6891xnnpack_unit_test(
Marat Dukhan355ab432020-04-09 19:01:52 -07006892 name = "f16_spmm_minmax_test",
Marat Dukhanbdb56f52020-02-05 21:42:49 -08006893 srcs = [
Marat Dukhan355ab432020-04-09 19:01:52 -07006894 "test/f16-spmm-minmax.cc",
Marat Dukhanbdb56f52020-02-05 21:42:49 -08006895 "test/spmm-microkernel-tester.h",
6896 "src/xnnpack/AlignedAllocator.h",
6897 ] + MICROKERNEL_TEST_HDRS,
6898 deps = MICROKERNEL_TEST_DEPS,
6899)
6900
6901xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07006902 name = "f16_vadd_minmax_test",
6903 srcs = [
6904 "test/f16-vadd-minmax.cc",
6905 "test/vbinary-microkernel-tester.h",
6906 ] + MICROKERNEL_TEST_HDRS,
6907 deps = MICROKERNEL_TEST_DEPS,
6908)
6909
6910xnnpack_unit_test(
6911 name = "f16_vaddc_minmax_test",
6912 srcs = [
6913 "test/f16-vaddc-minmax.cc",
6914 "test/vbinaryc-microkernel-tester.h",
6915 ] + MICROKERNEL_TEST_HDRS,
6916 deps = MICROKERNEL_TEST_DEPS,
6917)
6918
6919xnnpack_unit_test(
6920 name = "f16_vclamp_test",
6921 srcs = [
6922 "test/f16-vclamp.cc",
Marat Dukhana6c05162021-05-13 16:52:02 -07006923 "test/vunary-microkernel-tester.h",
Marat Dukhan6674d692021-05-05 22:27:00 -07006924 ] + MICROKERNEL_TEST_HDRS,
6925 deps = MICROKERNEL_TEST_DEPS,
6926)
6927
6928xnnpack_unit_test(
6929 name = "f16_vdiv_minmax_test",
6930 srcs = [
6931 "test/f16-vdiv-minmax.cc",
6932 "test/vbinary-microkernel-tester.h",
6933 ] + MICROKERNEL_TEST_HDRS,
6934 deps = MICROKERNEL_TEST_DEPS,
6935)
6936
6937xnnpack_unit_test(
6938 name = "f16_vdivc_minmax_test",
6939 srcs = [
6940 "test/f16-vdivc-minmax.cc",
6941 "test/vbinaryc-microkernel-tester.h",
6942 ] + MICROKERNEL_TEST_HDRS,
6943 deps = MICROKERNEL_TEST_DEPS,
6944)
6945
6946xnnpack_unit_test(
6947 name = "f16_vrdivc_minmax_test",
6948 srcs = [
6949 "test/f16-vrdivc-minmax.cc",
6950 "test/vbinaryc-microkernel-tester.h",
6951 ] + MICROKERNEL_TEST_HDRS,
6952 deps = MICROKERNEL_TEST_DEPS,
6953)
6954
6955xnnpack_unit_test(
6956 name = "f16_vhswish_test",
6957 srcs = [
6958 "test/f16-vhswish.cc",
Marat Dukhana6c05162021-05-13 16:52:02 -07006959 "test/vunary-microkernel-tester.h",
Marat Dukhan6674d692021-05-05 22:27:00 -07006960 ] + MICROKERNEL_TEST_HDRS,
6961 deps = MICROKERNEL_TEST_DEPS,
6962)
6963
6964xnnpack_unit_test(
6965 name = "f16_vmax_test",
6966 srcs = [
6967 "test/f16-vmax.cc",
6968 "test/vbinary-microkernel-tester.h",
6969 ] + MICROKERNEL_TEST_HDRS,
6970 deps = MICROKERNEL_TEST_DEPS,
6971)
6972
6973xnnpack_unit_test(
6974 name = "f16_vmaxc_test",
6975 srcs = [
6976 "test/f16-vmaxc.cc",
6977 "test/vbinaryc-microkernel-tester.h",
6978 ] + MICROKERNEL_TEST_HDRS,
6979 deps = MICROKERNEL_TEST_DEPS,
6980)
6981
6982xnnpack_unit_test(
6983 name = "f16_vmin_test",
6984 srcs = [
6985 "test/f16-vmin.cc",
6986 "test/vbinary-microkernel-tester.h",
6987 ] + MICROKERNEL_TEST_HDRS,
6988 deps = MICROKERNEL_TEST_DEPS,
6989)
6990
6991xnnpack_unit_test(
6992 name = "f16_vminc_test",
6993 srcs = [
6994 "test/f16-vminc.cc",
6995 "test/vbinaryc-microkernel-tester.h",
6996 ] + MICROKERNEL_TEST_HDRS,
6997 deps = MICROKERNEL_TEST_DEPS,
6998)
6999
7000xnnpack_unit_test(
7001 name = "f16_vmul_minmax_test",
7002 srcs = [
7003 "test/f16-vmul-minmax.cc",
7004 "test/vbinary-microkernel-tester.h",
7005 ] + MICROKERNEL_TEST_HDRS,
7006 deps = MICROKERNEL_TEST_DEPS,
7007)
7008
7009xnnpack_unit_test(
7010 name = "f16_vmulc_minmax_test",
7011 srcs = [
7012 "test/f16-vmulc-minmax.cc",
7013 "test/vbinaryc-microkernel-tester.h",
7014 ] + MICROKERNEL_TEST_HDRS,
7015 deps = MICROKERNEL_TEST_DEPS,
7016)
7017
7018xnnpack_unit_test(
7019 name = "f16_vmulcaddc_minmax_test",
7020 srcs = [
7021 "test/f16-vmulcaddc-minmax.cc",
7022 "test/vmulcaddc-microkernel-tester.h",
7023 "src/xnnpack/AlignedAllocator.h",
7024 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7025 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7026)
7027
7028xnnpack_unit_test(
7029 name = "f16_vsub_minmax_test",
7030 srcs = [
7031 "test/f16-vsub-minmax.cc",
7032 "test/vbinary-microkernel-tester.h",
7033 ] + MICROKERNEL_TEST_HDRS,
7034 deps = MICROKERNEL_TEST_DEPS,
7035)
7036
7037xnnpack_unit_test(
7038 name = "f16_vsubc_minmax_test",
7039 srcs = [
7040 "test/f16-vsubc-minmax.cc",
7041 "test/vbinaryc-microkernel-tester.h",
7042 ] + MICROKERNEL_TEST_HDRS,
7043 deps = MICROKERNEL_TEST_DEPS,
7044)
7045
7046xnnpack_unit_test(
7047 name = "f16_vrsubc_minmax_test",
7048 srcs = [
7049 "test/f16-vrsubc-minmax.cc",
7050 "test/vbinaryc-microkernel-tester.h",
7051 ] + MICROKERNEL_TEST_HDRS,
7052 deps = MICROKERNEL_TEST_DEPS,
7053)
7054
7055xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -07007056 name = "f32_argmaxpool_test",
7057 srcs = [
7058 "test/f32-argmaxpool.cc",
7059 "test/argmaxpool-microkernel-tester.h",
7060 "src/xnnpack/AlignedAllocator.h",
7061 ] + MICROKERNEL_TEST_HDRS,
7062 deps = MICROKERNEL_TEST_DEPS,
7063)
7064
7065xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -07007066 name = "f32_avgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007067 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -07007068 "test/f32-avgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007069 "test/avgpool-microkernel-tester.h",
7070 "src/xnnpack/AlignedAllocator.h",
7071 ] + MICROKERNEL_TEST_HDRS,
7072 deps = MICROKERNEL_TEST_DEPS,
7073)
7074
7075xnnpack_unit_test(
Marat Dukhan660fd192020-03-10 04:55:30 -07007076 name = "f32_ibilinear_test",
Marat Dukhan35dacfb2019-11-07 19:18:16 -08007077 srcs = [
Marat Dukhan660fd192020-03-10 04:55:30 -07007078 "test/f32-ibilinear.cc",
7079 "test/ibilinear-microkernel-tester.h",
Marat Dukhan35dacfb2019-11-07 19:18:16 -08007080 "src/xnnpack/AlignedAllocator.h",
7081 ] + MICROKERNEL_TEST_HDRS,
7082 deps = MICROKERNEL_TEST_DEPS,
7083)
7084
7085xnnpack_unit_test(
XNNPACK Team21432672020-10-19 19:58:48 -07007086 name = "f32_ibilinear_chw_test",
7087 srcs = [
7088 "test/f32-ibilinear-chw.cc",
XNNPACK Team6be46b22020-10-22 23:34:54 -07007089 "test/ibilinear-microkernel-tester.h",
XNNPACK Team21432672020-10-19 19:58:48 -07007090 "src/xnnpack/AlignedAllocator.h",
7091 ] + MICROKERNEL_TEST_HDRS,
7092 deps = MICROKERNEL_TEST_DEPS,
7093)
7094
7095xnnpack_unit_test(
Marat Dukhan163a7e62020-04-09 04:19:26 -07007096 name = "f32_igemm_test",
7097 srcs = [
7098 "test/f32-igemm.cc",
7099 "test/gemm-microkernel-tester.h",
7100 "src/xnnpack/AlignedAllocator.h",
7101 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007102 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan163a7e62020-04-09 04:19:26 -07007103)
7104
7105xnnpack_unit_test(
Marat Dukhan467f6362020-05-22 23:21:55 -07007106 name = "f32_igemm_relu_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007107 srcs = [
Marat Dukhan467f6362020-05-22 23:21:55 -07007108 "test/f32-igemm-relu.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007109 "test/gemm-microkernel-tester.h",
7110 "src/xnnpack/AlignedAllocator.h",
7111 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007112 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007113)
7114
7115xnnpack_unit_test(
Marat Dukhane207b7b2020-05-28 16:27:42 -07007116 name = "f32_igemm_minmax_test",
7117 srcs = [
7118 "test/f32-igemm-minmax.cc",
7119 "test/gemm-microkernel-tester.h",
7120 "src/xnnpack/AlignedAllocator.h",
7121 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007122 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhane207b7b2020-05-28 16:27:42 -07007123)
7124
7125xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -07007126 name = "f32_conv_hwc_test",
7127 srcs = [
7128 "test/f32-conv-hwc.cc",
7129 "test/conv-hwc-microkernel-tester.h",
7130 "src/xnnpack/AlignedAllocator.h",
7131 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007132 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007133)
7134
7135xnnpack_unit_test(
Marat Dukhan1f29b802020-05-15 23:46:39 -07007136 name = "f32_conv_hwc2chw_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007137 srcs = [
Marat Dukhan1f29b802020-05-15 23:46:39 -07007138 "test/f32-conv-hwc2chw.cc",
7139 "test/conv-hwc2chw-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007140 "src/xnnpack/AlignedAllocator.h",
7141 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007142 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007143)
7144
7145xnnpack_unit_test(
Marat Dukhan163a7e62020-04-09 04:19:26 -07007146 name = "f32_dwconv_test",
7147 srcs = [
7148 "test/f32-dwconv.cc",
7149 "test/dwconv-microkernel-tester.h",
7150 "src/xnnpack/AlignedAllocator.h",
7151 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007152 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan163a7e62020-04-09 04:19:26 -07007153)
7154
7155xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -07007156 name = "f32_dwconv_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007157 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -07007158 "test/f32-dwconv-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007159 "test/dwconv-microkernel-tester.h",
7160 "src/xnnpack/AlignedAllocator.h",
7161 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007162 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007163)
7164
7165xnnpack_unit_test(
Marat Dukhanbf715f92020-10-23 20:17:00 -07007166 name = "f32_dwconv2d_chw_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007167 srcs = [
Marat Dukhanbf715f92020-10-23 20:17:00 -07007168 "test/f32-dwconv2d-chw.cc",
7169 "test/dwconv2d-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007170 "src/xnnpack/AlignedAllocator.h",
7171 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007172 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007173)
7174
7175xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -07007176 name = "f32_gavgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007177 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -07007178 "test/f32-gavgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007179 "test/gavgpool-microkernel-tester.h",
7180 "src/xnnpack/AlignedAllocator.h",
7181 ] + MICROKERNEL_TEST_HDRS,
7182 deps = MICROKERNEL_TEST_DEPS,
7183)
7184
7185xnnpack_unit_test(
Marat Dukhan1f29b802020-05-15 23:46:39 -07007186 name = "f32_gavgpool_cw_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007187 srcs = [
Marat Dukhan1f29b802020-05-15 23:46:39 -07007188 "test/f32-gavgpool-cw.cc",
7189 "test/gavgpool-cw-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007190 "src/xnnpack/AlignedAllocator.h",
7191 ] + MICROKERNEL_TEST_HDRS,
7192 deps = MICROKERNEL_TEST_DEPS,
7193)
7194
7195xnnpack_unit_test(
Marat Dukhan163a7e62020-04-09 04:19:26 -07007196 name = "f32_gemm_test",
7197 srcs = [
7198 "test/f32-gemm.cc",
7199 "test/gemm-microkernel-tester.h",
7200 "src/xnnpack/AlignedAllocator.h",
7201 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007202 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan163a7e62020-04-09 04:19:26 -07007203)
7204
7205xnnpack_unit_test(
Marat Dukhan467f6362020-05-22 23:21:55 -07007206 name = "f32_gemm_relu_test",
7207 srcs = [
7208 "test/f32-gemm-relu.cc",
7209 "test/gemm-microkernel-tester.h",
7210 "src/xnnpack/AlignedAllocator.h",
7211 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007212 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan467f6362020-05-22 23:21:55 -07007213)
7214
7215xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -07007216 name = "f32_gemm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007217 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -07007218 "test/f32-gemm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007219 "test/gemm-microkernel-tester.h",
7220 "src/xnnpack/AlignedAllocator.h",
7221 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007222 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007223)
7224
7225xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -07007226 name = "f32_gemminc_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007227 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -07007228 "test/f32-gemminc-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007229 "test/gemm-microkernel-tester.h",
7230 "src/xnnpack/AlignedAllocator.h",
7231 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007232 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007233)
7234
7235xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07007236 name = "f32_vhswish_test",
Frank Barchardb1966592020-05-12 13:47:06 -07007237 srcs = [
Marat Dukhan6674d692021-05-05 22:27:00 -07007238 "test/f32-vhswish.cc",
Marat Dukhan949b6e72021-05-13 11:21:06 -07007239 "test/vunary-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007240 ] + MICROKERNEL_TEST_HDRS,
7241 deps = MICROKERNEL_TEST_DEPS,
7242)
7243
7244xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -07007245 name = "f32_maxpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007246 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -07007247 "test/f32-maxpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007248 "test/maxpool-microkernel-tester.h",
7249 ] + MICROKERNEL_TEST_HDRS,
7250 deps = MICROKERNEL_TEST_DEPS,
7251)
7252
7253xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -07007254 name = "f32_pavgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007255 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -07007256 "test/f32-pavgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007257 "test/avgpool-microkernel-tester.h",
7258 "src/xnnpack/AlignedAllocator.h",
7259 ] + MICROKERNEL_TEST_HDRS,
7260 deps = MICROKERNEL_TEST_DEPS,
7261)
7262
7263xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -07007264 name = "f32_ppmm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007265 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -07007266 "test/f32-ppmm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007267 "test/gemm-microkernel-tester.h",
7268 "src/xnnpack/AlignedAllocator.h",
7269 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007270 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007271)
7272
7273xnnpack_unit_test(
Frank Barchardb1966592020-05-12 13:47:06 -07007274 name = "f16_prelu_test",
7275 srcs = [
7276 "test/f16-prelu.cc",
7277 "test/prelu-microkernel-tester.h",
7278 "src/xnnpack/AlignedAllocator.h",
7279 ] + MICROKERNEL_TEST_HDRS,
7280 deps = MICROKERNEL_TEST_DEPS,
7281)
7282
7283xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -07007284 name = "f32_prelu_test",
7285 srcs = [
7286 "test/f32-prelu.cc",
7287 "test/prelu-microkernel-tester.h",
7288 "src/xnnpack/AlignedAllocator.h",
7289 ] + MICROKERNEL_TEST_HDRS,
7290 deps = MICROKERNEL_TEST_DEPS,
7291)
7292
7293xnnpack_unit_test(
Marat Dukhan97579532019-10-18 16:40:39 -07007294 name = "f32_raddexpminusmax_test",
7295 srcs = [
7296 "test/f32-raddexpminusmax.cc",
7297 "test/raddexpminusmax-microkernel-tester.h",
7298 ] + MICROKERNEL_TEST_HDRS,
7299 deps = MICROKERNEL_TEST_DEPS,
7300)
7301
7302xnnpack_unit_test(
Marat Dukhan6f8d4d32019-10-25 17:07:09 -07007303 name = "f32_raddextexp_test",
7304 srcs = [
7305 "test/f32-raddextexp.cc",
7306 "test/raddextexp-microkernel-tester.h",
7307 ] + MICROKERNEL_TEST_HDRS,
7308 deps = MICROKERNEL_TEST_DEPS,
7309)
7310
7311xnnpack_unit_test(
Marat Dukhan97579532019-10-18 16:40:39 -07007312 name = "f32_raddstoreexpminusmax_test",
7313 srcs = [
7314 "test/f32-raddstoreexpminusmax.cc",
7315 "test/raddstoreexpminusmax-microkernel-tester.h",
7316 ] + MICROKERNEL_TEST_HDRS,
7317 deps = MICROKERNEL_TEST_DEPS,
7318)
7319
7320xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -07007321 name = "f32_rmax_test",
7322 srcs = [
7323 "test/f32-rmax.cc",
7324 "test/rmax-microkernel-tester.h",
7325 ] + MICROKERNEL_TEST_HDRS,
7326 deps = MICROKERNEL_TEST_DEPS,
7327)
7328
7329xnnpack_unit_test(
Marat Dukhan355ab432020-04-09 19:01:52 -07007330 name = "f32_spmm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007331 srcs = [
Marat Dukhan355ab432020-04-09 19:01:52 -07007332 "test/f32-spmm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007333 "test/spmm-microkernel-tester.h",
7334 "src/xnnpack/AlignedAllocator.h",
7335 ] + MICROKERNEL_TEST_HDRS,
7336 deps = MICROKERNEL_TEST_DEPS,
7337)
7338
7339xnnpack_unit_test(
Marat Dukhan5020b962020-06-08 13:30:10 -07007340 name = "f32_vabs_test",
7341 srcs = [
7342 "test/f32-vabs.cc",
7343 "test/vunary-microkernel-tester.h",
7344 ] + MICROKERNEL_TEST_HDRS,
7345 deps = MICROKERNEL_TEST_DEPS,
7346)
7347
7348xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007349 name = "f32_vadd_test",
7350 srcs = [
7351 "test/f32-vadd.cc",
7352 "test/vbinary-microkernel-tester.h",
7353 ] + MICROKERNEL_TEST_HDRS,
7354 deps = MICROKERNEL_TEST_DEPS,
7355)
7356
7357xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007358 name = "f32_vadd_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007359 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007360 "test/f32-vadd-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -08007361 "test/vbinary-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007362 ] + MICROKERNEL_TEST_HDRS,
7363 deps = MICROKERNEL_TEST_DEPS,
7364)
7365
7366xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007367 name = "f32_vadd_relu_test",
7368 srcs = [
7369 "test/f32-vadd-relu.cc",
7370 "test/vbinary-microkernel-tester.h",
7371 ] + MICROKERNEL_TEST_HDRS,
7372 deps = MICROKERNEL_TEST_DEPS,
7373)
7374
7375xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007376 name = "f32_vaddc_test",
7377 srcs = [
7378 "test/f32-vaddc.cc",
7379 "test/vbinaryc-microkernel-tester.h",
7380 ] + MICROKERNEL_TEST_HDRS,
7381 deps = MICROKERNEL_TEST_DEPS,
7382)
7383
7384xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007385 name = "f32_vaddc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007386 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007387 "test/f32-vaddc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -08007388 "test/vbinaryc-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007389 ] + MICROKERNEL_TEST_HDRS,
7390 deps = MICROKERNEL_TEST_DEPS,
7391)
7392
7393xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007394 name = "f32_vaddc_relu_test",
7395 srcs = [
7396 "test/f32-vaddc-relu.cc",
7397 "test/vbinaryc-microkernel-tester.h",
7398 ] + MICROKERNEL_TEST_HDRS,
7399 deps = MICROKERNEL_TEST_DEPS,
7400)
7401
7402xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07007403 name = "f32_vclamp_test",
7404 srcs = [
7405 "test/f32-vclamp.cc",
Marat Dukhan60d3f242021-05-13 11:59:02 -07007406 "test/vunary-microkernel-tester.h",
Marat Dukhan6674d692021-05-05 22:27:00 -07007407 ] + MICROKERNEL_TEST_HDRS,
7408 deps = MICROKERNEL_TEST_DEPS,
7409)
7410
7411xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007412 name = "f32_vdiv_test",
7413 srcs = [
7414 "test/f32-vdiv.cc",
7415 "test/vbinary-microkernel-tester.h",
7416 ] + MICROKERNEL_TEST_HDRS,
7417 deps = MICROKERNEL_TEST_DEPS,
7418)
7419
7420xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007421 name = "f32_vdiv_minmax_test",
Marat Dukhan77ca6302019-12-06 12:48:15 -08007422 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007423 "test/f32-vdiv-minmax.cc",
Marat Dukhan77ca6302019-12-06 12:48:15 -08007424 "test/vbinary-microkernel-tester.h",
7425 ] + MICROKERNEL_TEST_HDRS,
7426 deps = MICROKERNEL_TEST_DEPS,
7427)
7428
7429xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007430 name = "f32_vdiv_relu_test",
7431 srcs = [
7432 "test/f32-vdiv-relu.cc",
7433 "test/vbinary-microkernel-tester.h",
7434 ] + MICROKERNEL_TEST_HDRS,
7435 deps = MICROKERNEL_TEST_DEPS,
7436)
7437
7438xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007439 name = "f32_vdivc_test",
7440 srcs = [
7441 "test/f32-vdivc.cc",
7442 "test/vbinaryc-microkernel-tester.h",
7443 ] + MICROKERNEL_TEST_HDRS,
7444 deps = MICROKERNEL_TEST_DEPS,
7445)
7446
7447xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007448 name = "f32_vdivc_minmax_test",
Marat Dukhan77ca6302019-12-06 12:48:15 -08007449 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007450 "test/f32-vdivc-minmax.cc",
Marat Dukhan77ca6302019-12-06 12:48:15 -08007451 "test/vbinaryc-microkernel-tester.h",
7452 ] + MICROKERNEL_TEST_HDRS,
7453 deps = MICROKERNEL_TEST_DEPS,
7454)
7455
7456xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007457 name = "f32_vdivc_relu_test",
7458 srcs = [
7459 "test/f32-vdivc-relu.cc",
7460 "test/vbinaryc-microkernel-tester.h",
7461 ] + MICROKERNEL_TEST_HDRS,
7462 deps = MICROKERNEL_TEST_DEPS,
7463)
7464
7465xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007466 name = "f32_vrdivc_test",
7467 srcs = [
7468 "test/f32-vrdivc.cc",
7469 "test/vbinaryc-microkernel-tester.h",
7470 ] + MICROKERNEL_TEST_HDRS,
7471 deps = MICROKERNEL_TEST_DEPS,
7472)
7473
7474xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007475 name = "f32_vrdivc_minmax_test",
Marat Dukhan77ca6302019-12-06 12:48:15 -08007476 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007477 "test/f32-vrdivc-minmax.cc",
Marat Dukhan77ca6302019-12-06 12:48:15 -08007478 "test/vbinaryc-microkernel-tester.h",
7479 ] + MICROKERNEL_TEST_HDRS,
7480 deps = MICROKERNEL_TEST_DEPS,
7481)
7482
7483xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007484 name = "f32_vrdivc_relu_test",
7485 srcs = [
7486 "test/f32-vrdivc-relu.cc",
7487 "test/vbinaryc-microkernel-tester.h",
7488 ] + MICROKERNEL_TEST_HDRS,
7489 deps = MICROKERNEL_TEST_DEPS,
7490)
7491
7492xnnpack_unit_test(
Marat Dukhaned6baaf2020-12-01 15:07:08 -08007493 name = "f32_velu_test",
7494 srcs = [
7495 "test/f32-velu.cc",
7496 "test/vunary-microkernel-tester.h",
7497 ] + MICROKERNEL_TEST_HDRS,
7498 deps = MICROKERNEL_TEST_DEPS,
7499)
7500
7501xnnpack_unit_test(
Marat Dukhan403b7d42019-12-05 12:49:11 -08007502 name = "f32_vmax_test",
7503 srcs = [
7504 "test/f32-vmax.cc",
7505 "test/vbinary-microkernel-tester.h",
7506 ] + MICROKERNEL_TEST_HDRS,
7507 deps = MICROKERNEL_TEST_DEPS,
7508)
7509
7510xnnpack_unit_test(
7511 name = "f32_vmaxc_test",
7512 srcs = [
7513 "test/f32-vmaxc.cc",
7514 "test/vbinaryc-microkernel-tester.h",
7515 ] + MICROKERNEL_TEST_HDRS,
7516 deps = MICROKERNEL_TEST_DEPS,
7517)
7518
7519xnnpack_unit_test(
7520 name = "f32_vmin_test",
7521 srcs = [
7522 "test/f32-vmin.cc",
7523 "test/vbinary-microkernel-tester.h",
7524 ] + MICROKERNEL_TEST_HDRS,
7525 deps = MICROKERNEL_TEST_DEPS,
7526)
7527
7528xnnpack_unit_test(
7529 name = "f32_vminc_test",
7530 srcs = [
7531 "test/f32-vminc.cc",
7532 "test/vbinaryc-microkernel-tester.h",
7533 ] + MICROKERNEL_TEST_HDRS,
7534 deps = MICROKERNEL_TEST_DEPS,
7535)
7536
7537xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007538 name = "f32_vmul_test",
7539 srcs = [
7540 "test/f32-vmul.cc",
7541 "test/vbinary-microkernel-tester.h",
7542 ] + MICROKERNEL_TEST_HDRS,
7543 deps = MICROKERNEL_TEST_DEPS,
7544)
7545
7546xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007547 name = "f32_vmul_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007548 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007549 "test/f32-vmul-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -08007550 "test/vbinary-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007551 ] + MICROKERNEL_TEST_HDRS,
7552 deps = MICROKERNEL_TEST_DEPS,
7553)
7554
7555xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007556 name = "f32_vmul_relu_test",
7557 srcs = [
7558 "test/f32-vmul-relu.cc",
7559 "test/vbinary-microkernel-tester.h",
7560 ] + MICROKERNEL_TEST_HDRS,
7561 deps = MICROKERNEL_TEST_DEPS,
7562)
7563
7564xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007565 name = "f32_vmulc_test",
7566 srcs = [
7567 "test/f32-vmulc.cc",
7568 "test/vbinaryc-microkernel-tester.h",
7569 ] + MICROKERNEL_TEST_HDRS,
7570 deps = MICROKERNEL_TEST_DEPS,
7571)
7572
7573xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007574 name = "f32_vmulc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007575 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007576 "test/f32-vmulc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -08007577 "test/vbinaryc-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007578 ] + MICROKERNEL_TEST_HDRS,
7579 deps = MICROKERNEL_TEST_DEPS,
7580)
7581
7582xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007583 name = "f32_vmulc_relu_test",
7584 srcs = [
7585 "test/f32-vmulc-relu.cc",
7586 "test/vbinaryc-microkernel-tester.h",
7587 ] + MICROKERNEL_TEST_HDRS,
7588 deps = MICROKERNEL_TEST_DEPS,
7589)
7590
7591xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -07007592 name = "f32_vmulcaddc_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007593 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -07007594 "test/f32-vmulcaddc-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007595 "test/vmulcaddc-microkernel-tester.h",
7596 "src/xnnpack/AlignedAllocator.h",
7597 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07007598 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07007599)
7600
7601xnnpack_unit_test(
Marat Dukhan8cc7efe2020-06-10 16:24:27 -07007602 name = "f32_vlrelu_test",
7603 srcs = [
7604 "test/f32-vlrelu.cc",
7605 "test/vunary-microkernel-tester.h",
7606 ] + MICROKERNEL_TEST_HDRS,
7607 deps = MICROKERNEL_TEST_DEPS,
7608)
7609
7610xnnpack_unit_test(
Marat Dukhan5020b962020-06-08 13:30:10 -07007611 name = "f32_vneg_test",
7612 srcs = [
7613 "test/f32-vneg.cc",
7614 "test/vunary-microkernel-tester.h",
7615 ] + MICROKERNEL_TEST_HDRS,
7616 deps = MICROKERNEL_TEST_DEPS,
7617)
7618
7619xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07007620 name = "f32_vrelu_test",
7621 srcs = [
7622 "test/f32-vrelu.cc",
7623 "test/vunary-microkernel-tester.h",
7624 ] + MICROKERNEL_TEST_HDRS,
7625 deps = MICROKERNEL_TEST_DEPS,
7626)
7627
7628xnnpack_unit_test(
Marat Dukhaneecf8fd2020-06-09 08:59:37 -07007629 name = "f32_vrndne_test",
7630 srcs = [
7631 "test/f32-vrndne.cc",
7632 "test/vunary-microkernel-tester.h",
7633 ] + MICROKERNEL_TEST_HDRS,
7634 deps = MICROKERNEL_TEST_DEPS,
7635)
7636
7637xnnpack_unit_test(
7638 name = "f32_vrndz_test",
7639 srcs = [
7640 "test/f32-vrndz.cc",
7641 "test/vunary-microkernel-tester.h",
7642 ] + MICROKERNEL_TEST_HDRS,
7643 deps = MICROKERNEL_TEST_DEPS,
7644)
7645
7646xnnpack_unit_test(
7647 name = "f32_vrndu_test",
7648 srcs = [
7649 "test/f32-vrndu.cc",
7650 "test/vunary-microkernel-tester.h",
7651 ] + MICROKERNEL_TEST_HDRS,
7652 deps = MICROKERNEL_TEST_DEPS,
7653)
7654
7655xnnpack_unit_test(
7656 name = "f32_vrndd_test",
7657 srcs = [
7658 "test/f32-vrndd.cc",
7659 "test/vunary-microkernel-tester.h",
7660 ] + MICROKERNEL_TEST_HDRS,
7661 deps = MICROKERNEL_TEST_DEPS,
7662)
7663
7664xnnpack_unit_test(
Marat Dukhan05ac8e32019-10-21 15:39:33 -07007665 name = "f32_vscale_test",
7666 srcs = [
7667 "test/f32-vscale.cc",
7668 "test/vscale-microkernel-tester.h",
7669 ] + MICROKERNEL_TEST_HDRS,
7670 deps = MICROKERNEL_TEST_DEPS,
7671)
7672
7673xnnpack_unit_test(
Marat Dukhan97579532019-10-18 16:40:39 -07007674 name = "f32_vscaleexpminusmax_test",
7675 srcs = [
7676 "test/f32-vscaleexpminusmax.cc",
7677 "test/vscaleexpminusmax-microkernel-tester.h",
7678 ] + MICROKERNEL_TEST_HDRS,
7679 deps = MICROKERNEL_TEST_DEPS,
7680)
7681
7682xnnpack_unit_test(
Marat Dukhan6f8d4d32019-10-25 17:07:09 -07007683 name = "f32_vscaleextexp_test",
7684 srcs = [
7685 "test/f32-vscaleextexp.cc",
7686 "test/vscaleextexp-microkernel-tester.h",
7687 ] + MICROKERNEL_TEST_HDRS,
7688 deps = MICROKERNEL_TEST_DEPS,
7689)
7690
7691xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07007692 name = "f32_vsigmoid_test",
7693 srcs = [
7694 "test/f32-vsigmoid.cc",
7695 "test/vunary-microkernel-tester.h",
7696 ] + MICROKERNEL_TEST_HDRS,
7697 deps = MICROKERNEL_TEST_DEPS,
7698)
7699
7700xnnpack_unit_test(
Marat Dukhan5020b962020-06-08 13:30:10 -07007701 name = "f32_vsqr_test",
7702 srcs = [
7703 "test/f32-vsqr.cc",
7704 "test/vunary-microkernel-tester.h",
7705 ] + MICROKERNEL_TEST_HDRS,
7706 deps = MICROKERNEL_TEST_DEPS,
7707)
7708
7709xnnpack_unit_test(
Marat Dukhan13bafb02020-06-05 00:43:11 -07007710 name = "f32_vsqrdiff_test",
7711 srcs = [
7712 "test/f32-vsqrdiff.cc",
7713 "test/vbinary-microkernel-tester.h",
7714 ] + MICROKERNEL_TEST_HDRS,
7715 deps = MICROKERNEL_TEST_DEPS,
7716)
7717
7718xnnpack_unit_test(
7719 name = "f32_vsqrdiffc_test",
7720 srcs = [
7721 "test/f32-vsqrdiffc.cc",
7722 "test/vbinaryc-microkernel-tester.h",
7723 ] + MICROKERNEL_TEST_HDRS,
7724 deps = MICROKERNEL_TEST_DEPS,
7725)
7726
7727xnnpack_unit_test(
Marat Dukhanf4db2f32020-06-30 10:55:30 -07007728 name = "f32_vsqrt_test",
7729 srcs = [
7730 "test/f32-vsqrt.cc",
7731 "test/vunary-microkernel-tester.h",
7732 ] + MICROKERNEL_TEST_HDRS,
7733 deps = MICROKERNEL_TEST_DEPS,
7734)
7735
7736xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007737 name = "f32_vsub_test",
7738 srcs = [
7739 "test/f32-vsub.cc",
7740 "test/vbinary-microkernel-tester.h",
7741 ] + MICROKERNEL_TEST_HDRS,
7742 deps = MICROKERNEL_TEST_DEPS,
7743)
7744
7745xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007746 name = "f32_vsub_minmax_test",
Marat Dukhan97579532019-10-18 16:40:39 -07007747 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007748 "test/f32-vsub-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -08007749 "test/vbinary-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007750 ] + MICROKERNEL_TEST_HDRS,
7751 deps = MICROKERNEL_TEST_DEPS,
7752)
7753
7754xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007755 name = "f32_vsub_relu_test",
7756 srcs = [
7757 "test/f32-vsub-relu.cc",
7758 "test/vbinary-microkernel-tester.h",
7759 ] + MICROKERNEL_TEST_HDRS,
7760 deps = MICROKERNEL_TEST_DEPS,
7761)
7762
7763xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007764 name = "f32_vsubc_test",
7765 srcs = [
7766 "test/f32-vsubc.cc",
7767 "test/vbinaryc-microkernel-tester.h",
7768 ] + MICROKERNEL_TEST_HDRS,
7769 deps = MICROKERNEL_TEST_DEPS,
7770)
7771
7772xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007773 name = "f32_vsubc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007774 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007775 "test/f32-vsubc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -08007776 "test/vbinaryc-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007777 ] + MICROKERNEL_TEST_HDRS,
7778 deps = MICROKERNEL_TEST_DEPS,
7779)
7780
7781xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007782 name = "f32_vsubc_relu_test",
7783 srcs = [
7784 "test/f32-vsubc-relu.cc",
7785 "test/vbinaryc-microkernel-tester.h",
7786 ] + MICROKERNEL_TEST_HDRS,
7787 deps = MICROKERNEL_TEST_DEPS,
7788)
7789
7790xnnpack_unit_test(
Frank Barchardd5b9f1c2020-07-01 15:00:19 -07007791 name = "f32_vrsubc_test",
7792 srcs = [
7793 "test/f32-vrsubc.cc",
7794 "test/vbinaryc-microkernel-tester.h",
7795 ] + MICROKERNEL_TEST_HDRS,
7796 deps = MICROKERNEL_TEST_DEPS,
7797)
7798
7799xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007800 name = "f32_vrsubc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -08007801 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -07007802 "test/f32-vrsubc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -08007803 "test/vbinaryc-microkernel-tester.h",
Marat Dukhan97579532019-10-18 16:40:39 -07007804 ] + MICROKERNEL_TEST_HDRS,
7805 deps = MICROKERNEL_TEST_DEPS,
7806)
7807
7808xnnpack_unit_test(
Frank Barchard674778d2020-08-08 10:17:25 -07007809 name = "f32_vrsubc_relu_test",
7810 srcs = [
7811 "test/f32-vrsubc-relu.cc",
7812 "test/vbinaryc-microkernel-tester.h",
7813 ] + MICROKERNEL_TEST_HDRS,
7814 deps = MICROKERNEL_TEST_DEPS,
7815)
7816
7817xnnpack_unit_test(
Marat Dukhan82286892021-06-04 17:27:27 -07007818 name = "qc8_dwconv_minmax_fp32_test",
7819 timeout = "moderate",
7820 srcs = [
7821 "test/qc8-dwconv-minmax-fp32.cc",
7822 "test/dwconv-microkernel-tester.h",
7823 "src/xnnpack/AlignedAllocator.h",
7824 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7825 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7826)
7827
7828xnnpack_unit_test(
Marat Dukhan0b043742021-06-02 18:29:11 -07007829 name = "qc8_gemm_minmax_fp32_test",
7830 timeout = "moderate",
7831 srcs = [
7832 "test/qc8-gemm-minmax-fp32.cc",
7833 "test/gemm-microkernel-tester.h",
7834 "src/xnnpack/AlignedAllocator.h",
7835 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7836 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7837)
7838
7839xnnpack_unit_test(
Marat Dukhane06c8132021-06-03 08:59:11 -07007840 name = "qc8_igemm_minmax_fp32_test",
7841 timeout = "moderate",
7842 srcs = [
7843 "test/qc8-igemm-minmax-fp32.cc",
7844 "test/gemm-microkernel-tester.h",
7845 "src/xnnpack/AlignedAllocator.h",
7846 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7847 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7848)
7849
7850xnnpack_unit_test(
Marat Dukhanbe18f5c2021-07-16 18:46:39 -07007851 name = "qs8_dwconv_minmax_fp32_test",
7852 srcs = [
7853 "test/qs8-dwconv-minmax-fp32.cc",
7854 "test/dwconv-microkernel-tester.h",
7855 "src/xnnpack/AlignedAllocator.h",
7856 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7857 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7858)
7859
7860xnnpack_unit_test(
Marat Dukhanb07c26a2021-05-24 19:44:51 -07007861 name = "qs8_dwconv_minmax_gemmlowp_test",
Marat Dukhanf62bbdc2020-08-04 13:59:04 -07007862 srcs = [
Marat Dukhanb07c26a2021-05-24 19:44:51 -07007863 "test/qs8-dwconv-minmax-gemmlowp.cc",
Marat Dukhanf62bbdc2020-08-04 13:59:04 -07007864 "test/dwconv-microkernel-tester.h",
7865 "src/xnnpack/AlignedAllocator.h",
7866 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7867 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7868)
7869
7870xnnpack_unit_test(
Marat Dukhanbe18f5c2021-07-16 18:46:39 -07007871 name = "qs8_dwconv_minmax_rndnu_test",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07007872 srcs = [
Marat Dukhanbe18f5c2021-07-16 18:46:39 -07007873 "test/qs8-dwconv-minmax-rndnu.cc",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07007874 "test/dwconv-microkernel-tester.h",
7875 "src/xnnpack/AlignedAllocator.h",
7876 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7877 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7878)
7879
7880xnnpack_unit_test(
Marat Dukhan4ed53f42020-08-06 01:12:55 -07007881 name = "qs8_gavgpool_minmax_test",
7882 srcs = [
7883 "test/qs8-gavgpool-minmax.cc",
7884 "test/gavgpool-microkernel-tester.h",
7885 "src/xnnpack/AlignedAllocator.h",
7886 ] + MICROKERNEL_TEST_HDRS,
7887 deps = MICROKERNEL_TEST_DEPS,
7888)
7889
7890xnnpack_unit_test(
Marat Dukhane903dff2021-07-16 19:43:41 -07007891 name = "qs8_gemm_minmax_fp32_test",
7892 timeout = "moderate",
7893 srcs = [
7894 "test/qs8-gemm-minmax-fp32.cc",
7895 "test/gemm-microkernel-tester.h",
7896 "src/xnnpack/AlignedAllocator.h",
7897 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7898 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7899)
7900
7901xnnpack_unit_test(
Marat Dukhanb07c26a2021-05-24 19:44:51 -07007902 name = "qs8_gemm_minmax_gemmlowp_test",
Marat Dukhan56fdb252021-05-24 13:44:00 -07007903 timeout = "moderate",
Marat Dukhan595e1702020-07-31 10:12:52 -07007904 srcs = [
Marat Dukhanb07c26a2021-05-24 19:44:51 -07007905 "test/qs8-gemm-minmax-gemmlowp.cc",
Marat Dukhan595e1702020-07-31 10:12:52 -07007906 "test/gemm-microkernel-tester.h",
7907 "src/xnnpack/AlignedAllocator.h",
7908 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7909 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7910)
7911
7912xnnpack_unit_test(
Marat Dukhane903dff2021-07-16 19:43:41 -07007913 name = "qs8_gemm_minmax_rndnu_test",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07007914 timeout = "moderate",
7915 srcs = [
Marat Dukhane903dff2021-07-16 19:43:41 -07007916 "test/qs8-gemm-minmax-rndnu.cc",
7917 "test/gemm-microkernel-tester.h",
7918 "src/xnnpack/AlignedAllocator.h",
7919 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7920 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7921)
7922
7923xnnpack_unit_test(
7924 name = "qs8_igemm_minmax_fp32_test",
7925 timeout = "moderate",
7926 srcs = [
7927 "test/qs8-igemm-minmax-fp32.cc",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07007928 "test/gemm-microkernel-tester.h",
7929 "src/xnnpack/AlignedAllocator.h",
7930 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7931 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7932)
7933
7934xnnpack_unit_test(
Marat Dukhanb07c26a2021-05-24 19:44:51 -07007935 name = "qs8_igemm_minmax_gemmlowp_test",
Marat Dukhan56fdb252021-05-24 13:44:00 -07007936 timeout = "moderate",
Marat Dukhanf9480682020-07-31 14:50:24 -07007937 srcs = [
Marat Dukhanb07c26a2021-05-24 19:44:51 -07007938 "test/qs8-igemm-minmax-gemmlowp.cc",
Marat Dukhanf9480682020-07-31 14:50:24 -07007939 "test/gemm-microkernel-tester.h",
7940 "src/xnnpack/AlignedAllocator.h",
7941 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7942 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7943)
7944
7945xnnpack_unit_test(
Marat Dukhane903dff2021-07-16 19:43:41 -07007946 name = "qs8_igemm_minmax_rndnu_test",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07007947 timeout = "moderate",
7948 srcs = [
Marat Dukhane903dff2021-07-16 19:43:41 -07007949 "test/qs8-igemm-minmax-rndnu.cc",
Marat Dukhan9b474cf2021-05-25 16:37:48 -07007950 "test/gemm-microkernel-tester.h",
7951 "src/xnnpack/AlignedAllocator.h",
7952 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
7953 deps = MICROKERNEL_TEST_DEPS + [":packing"],
7954)
7955
7956xnnpack_unit_test(
Marat Dukhanf9480682020-07-31 14:50:24 -07007957 name = "qs8_requantization_test",
7958 srcs = [
7959 "src/xnnpack/requantization-stubs.h",
7960 "test/qs8-requantization.cc",
7961 "test/requantization-tester.h",
7962 ] + MICROKERNEL_TEST_HDRS,
7963 deps = MICROKERNEL_TEST_DEPS,
7964)
7965
7966xnnpack_unit_test(
Marat Dukhand9f3ad42020-08-10 12:30:58 -07007967 name = "qs8_vadd_minmax_test",
7968 srcs = [
7969 "test/qs8-vadd-minmax.cc",
7970 "test/vadd-microkernel-tester.h",
7971 ] + MICROKERNEL_TEST_HDRS,
7972 deps = MICROKERNEL_TEST_DEPS,
7973)
7974
7975xnnpack_unit_test(
Marat Dukhan0270d9f2020-08-11 00:56:46 -07007976 name = "qs8_vaddc_minmax_test",
7977 srcs = [
7978 "test/qs8-vaddc-minmax.cc",
7979 "test/vaddc-microkernel-tester.h",
7980 ] + MICROKERNEL_TEST_HDRS,
7981 deps = MICROKERNEL_TEST_DEPS,
7982)
7983
7984xnnpack_unit_test(
Marat Dukhan08b7a972020-07-14 18:17:29 -07007985 name = "qu8_avgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007986 srcs = [
Marat Dukhan08b7a972020-07-14 18:17:29 -07007987 "test/qu8-avgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07007988 "test/avgpool-microkernel-tester.h",
7989 "src/xnnpack/AlignedAllocator.h",
7990 ] + MICROKERNEL_TEST_HDRS,
7991 deps = MICROKERNEL_TEST_DEPS,
7992)
7993
7994xnnpack_unit_test(
Marat Dukhan3c35f7a2021-07-08 18:55:42 -07007995 name = "qu8_dwconv_minmax_fp32_test",
7996 srcs = [
7997 "test/qu8-dwconv-minmax-fp32.cc",
7998 "test/dwconv-microkernel-tester.h",
7999 "src/xnnpack/AlignedAllocator.h",
8000 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
8001 deps = MICROKERNEL_TEST_DEPS + [":packing"],
8002)
8003
8004xnnpack_unit_test(
Marat Dukhanef47f8d2021-07-02 15:08:32 -07008005 name = "qu8_igemm_minmax_fp32_test",
8006 srcs = [
8007 "test/qu8-igemm-minmax-fp32.cc",
8008 "test/gemm-microkernel-tester.h",
8009 "src/xnnpack/AlignedAllocator.h",
8010 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
8011 deps = MICROKERNEL_TEST_DEPS + [":packing"],
8012)
8013
8014xnnpack_unit_test(
Marat Dukhanc2e8f662021-07-01 17:06:34 -07008015 name = "qu8_igemm_minmax_gemmlowp_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008016 srcs = [
Marat Dukhanc2e8f662021-07-01 17:06:34 -07008017 "test/qu8-igemm-minmax-gemmlowp.cc",
Marat Dukhanf62bbdc2020-08-04 13:59:04 -07008018 "test/gemm-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008019 "src/xnnpack/AlignedAllocator.h",
8020 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07008021 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07008022)
8023
8024xnnpack_unit_test(
Marat Dukhan08b7a972020-07-14 18:17:29 -07008025 name = "qu8_gavgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008026 srcs = [
Marat Dukhan08b7a972020-07-14 18:17:29 -07008027 "test/qu8-gavgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008028 "test/gavgpool-microkernel-tester.h",
8029 "src/xnnpack/AlignedAllocator.h",
8030 ] + MICROKERNEL_TEST_HDRS,
8031 deps = MICROKERNEL_TEST_DEPS,
8032)
8033
8034xnnpack_unit_test(
Marat Dukhanef47f8d2021-07-02 15:08:32 -07008035 name = "qu8_gemm_minmax_fp32_test",
8036 srcs = [
8037 "test/qu8-gemm-minmax-fp32.cc",
8038 "test/gemm-microkernel-tester.h",
8039 "src/xnnpack/AlignedAllocator.h",
8040 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
8041 deps = MICROKERNEL_TEST_DEPS + [":packing"],
8042)
8043
8044xnnpack_unit_test(
Marat Dukhanc2e8f662021-07-01 17:06:34 -07008045 name = "qu8_gemm_minmax_gemmlowp_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008046 srcs = [
Marat Dukhanc2e8f662021-07-01 17:06:34 -07008047 "test/qu8-gemm-minmax-gemmlowp.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008048 "test/gemm-microkernel-tester.h",
8049 "src/xnnpack/AlignedAllocator.h",
8050 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
Marat Dukhanab582382020-07-06 13:32:08 -07008051 deps = MICROKERNEL_TEST_DEPS + [":packing"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07008052)
8053
8054xnnpack_unit_test(
Marat Dukhan5b69f8b2020-07-24 15:26:48 -07008055 name = "qu8_requantization_test",
8056 srcs = [
8057 "src/xnnpack/requantization-stubs.h",
8058 "test/qu8-requantization.cc",
8059 "test/requantization-tester.h",
8060 ] + MICROKERNEL_TEST_HDRS,
8061 deps = MICROKERNEL_TEST_DEPS,
8062)
8063
8064xnnpack_unit_test(
Marat Dukhan08b7a972020-07-14 18:17:29 -07008065 name = "qu8_vadd_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008066 srcs = [
Marat Dukhan08b7a972020-07-14 18:17:29 -07008067 "test/qu8-vadd-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008068 "test/vadd-microkernel-tester.h",
8069 ] + MICROKERNEL_TEST_HDRS,
8070 deps = MICROKERNEL_TEST_DEPS,
8071)
8072
8073xnnpack_unit_test(
Marat Dukhan76e78c82021-07-20 21:11:23 -07008074 name = "qu8_vaddc_minmax_test",
8075 srcs = [
8076 "test/qu8-vaddc-minmax.cc",
8077 "test/vaddc-microkernel-tester.h",
8078 ] + MICROKERNEL_TEST_HDRS,
8079 deps = MICROKERNEL_TEST_DEPS,
8080)
8081
8082xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -07008083 name = "u8_lut32norm_test",
8084 srcs = [
8085 "test/u8-lut32norm.cc",
8086 "test/lut-norm-microkernel-tester.h",
8087 ] + MICROKERNEL_TEST_HDRS,
8088 deps = MICROKERNEL_TEST_DEPS,
8089)
8090
8091xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -07008092 name = "u8_maxpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008093 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -07008094 "test/u8-maxpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008095 "test/maxpool-microkernel-tester.h",
8096 ] + MICROKERNEL_TEST_HDRS,
8097 deps = MICROKERNEL_TEST_DEPS,
8098)
8099
8100xnnpack_unit_test(
8101 name = "u8_rmax_test",
8102 srcs = [
8103 "test/u8-rmax.cc",
8104 "test/rmax-microkernel-tester.h",
8105 ] + MICROKERNEL_TEST_HDRS,
8106 deps = MICROKERNEL_TEST_DEPS,
8107)
8108
8109xnnpack_unit_test(
Marat Dukhan6674d692021-05-05 22:27:00 -07008110 name = "u8_vclamp_test",
8111 srcs = [
8112 "test/u8-vclamp.cc",
Marat Dukhana6c05162021-05-13 16:52:02 -07008113 "test/vunary-microkernel-tester.h",
Marat Dukhan6674d692021-05-05 22:27:00 -07008114 ] + MICROKERNEL_TEST_HDRS,
8115 deps = MICROKERNEL_TEST_DEPS,
8116)
8117
8118xnnpack_unit_test(
Marat Dukhanad71b9a2020-11-20 00:01:51 -08008119 name = "x32_depthtospace2d_chw2hwc_test",
Yury Kartynnike7841862020-11-04 18:22:18 -08008120 srcs = [
Marat Dukhanad71b9a2020-11-20 00:01:51 -08008121 "test/x32-depthtospace2d-chw2hwc.cc",
8122 "test/depthtospace-microkernel-tester.h",
Yury Kartynnike7841862020-11-04 18:22:18 -08008123 ] + MICROKERNEL_TEST_HDRS,
8124 deps = MICROKERNEL_TEST_DEPS,
8125)
8126
8127xnnpack_unit_test(
Marat Dukhan3bb3bfc2020-05-19 17:42:46 -07008128 name = "x32_fill_test",
8129 srcs = [
8130 "test/x32-fill.cc",
8131 "test/fill-microkernel-tester.h",
8132 ] + MICROKERNEL_TEST_HDRS,
8133 deps = MICROKERNEL_TEST_DEPS,
8134)
8135
8136xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -07008137 name = "x32_packx_test",
8138 srcs = [
8139 "test/x32-packx.cc",
8140 "test/pack-microkernel-tester.h",
8141 "src/xnnpack/AlignedAllocator.h",
8142 ] + MICROKERNEL_TEST_HDRS,
8143 deps = MICROKERNEL_TEST_DEPS,
8144)
8145
8146xnnpack_unit_test(
8147 name = "x32_pad_test",
8148 srcs = [
8149 "test/x32-pad.cc",
8150 "test/pad-microkernel-tester.h",
8151 ] + MICROKERNEL_TEST_HDRS,
8152 deps = MICROKERNEL_TEST_DEPS,
8153)
8154
8155xnnpack_unit_test(
8156 name = "x32_unpool_test",
8157 srcs = [
8158 "test/x32-unpool.cc",
8159 "test/unpool-microkernel-tester.h",
8160 ] + MICROKERNEL_TEST_HDRS,
8161 deps = MICROKERNEL_TEST_DEPS,
8162)
8163
8164xnnpack_unit_test(
8165 name = "x32_zip_test",
8166 srcs = [
8167 "test/x32-zip.cc",
8168 "test/zip-microkernel-tester.h",
8169 ] + MICROKERNEL_TEST_HDRS,
8170 deps = MICROKERNEL_TEST_DEPS,
8171)
8172
8173xnnpack_unit_test(
8174 name = "x8_lut_test",
8175 srcs = [
8176 "test/x8-lut.cc",
8177 "test/lut-microkernel-tester.h",
8178 ] + MICROKERNEL_TEST_HDRS,
8179 deps = MICROKERNEL_TEST_DEPS,
8180)
8181
8182xnnpack_unit_test(
8183 name = "x8_zip_test",
8184 srcs = [
8185 "test/x8-zip.cc",
8186 "test/zip-microkernel-tester.h",
8187 ] + MICROKERNEL_TEST_HDRS,
8188 deps = MICROKERNEL_TEST_DEPS,
8189)
8190
Marat Dukhan20c3b922020-03-10 03:45:06 -07008191########################## Size tests for the library #########################
Marat Dukhan08c4a432019-10-03 09:29:21 -07008192
8193xnnpack_binary(
Marat Dukhan20c3b922020-03-10 03:45:06 -07008194 name = "operator_size_test",
8195 srcs = ["test/operator-size.c"],
Marat Dukhanf0cb70a2021-03-30 15:45:15 -07008196 deps = [":xnnpack_for_tfjs"],
Marat Dukhan08c4a432019-10-03 09:29:21 -07008197)
8198
Marat Dukhan20c3b922020-03-10 03:45:06 -07008199xnnpack_binary(
8200 name = "subgraph_size_test",
8201 srcs = ["test/subgraph-size.c"],
8202 deps = [":XNNPACK"],
8203)
8204
8205########################### Unit tests for operators ##########################
Marat Dukhan08c4a432019-10-03 09:29:21 -07008206
8207xnnpack_unit_test(
Marat Dukhan5020b962020-06-08 13:30:10 -07008208 name = "abs_nc_test",
8209 srcs = [
8210 "test/abs-nc.cc",
8211 "test/abs-operator-tester.h",
8212 ],
8213 deps = OPERATOR_TEST_DEPS,
8214)
8215
8216xnnpack_unit_test(
Marat Dukhanb1a0fc32019-12-02 19:32:02 -08008217 name = "add_nd_test",
Artsiom Ablavatski2202c812021-01-22 14:16:43 -08008218 timeout = "moderate",
Marat Dukhanb1a0fc32019-12-02 19:32:02 -08008219 srcs = [
8220 "test/add-nd.cc",
8221 "test/binary-elementwise-operator-tester.h",
8222 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008223 deps = OPERATOR_TEST_DEPS,
Marat Dukhanb1a0fc32019-12-02 19:32:02 -08008224)
8225
8226xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008227 name = "argmax_pooling_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008228 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008229 "test/argmax-pooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008230 "test/argmax-pooling-operator-tester.h",
8231 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -07008232 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008233)
8234
8235xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008236 name = "average_pooling_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008237 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008238 "test/average-pooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008239 "test/average-pooling-operator-tester.h",
8240 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -07008241 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008242)
8243
8244xnnpack_unit_test(
Marat Dukhan64e52512020-06-09 13:41:16 -07008245 name = "bankers_rounding_nc_test",
8246 srcs = [
8247 "test/bankers-rounding-nc.cc",
8248 "test/bankers-rounding-operator-tester.h",
8249 ],
8250 deps = OPERATOR_TEST_DEPS,
8251)
8252
8253xnnpack_unit_test(
8254 name = "ceiling_nc_test",
8255 srcs = [
8256 "test/ceiling-nc.cc",
8257 "test/ceiling-operator-tester.h",
8258 ],
8259 deps = OPERATOR_TEST_DEPS,
8260)
8261
8262xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008263 name = "channel_shuffle_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008264 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008265 "test/channel-shuffle-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008266 "test/channel-shuffle-operator-tester.h",
8267 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008268 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008269)
8270
8271xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008272 name = "clamp_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008273 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008274 "test/clamp-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008275 "test/clamp-operator-tester.h",
8276 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008277 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008278)
8279
8280xnnpack_unit_test(
Marat Dukhan065b11e2020-05-22 09:49:41 -07008281 name = "constant_pad_nd_test",
8282 srcs = [
8283 "test/constant-pad-nd.cc",
8284 "test/constant-pad-operator-tester.h",
8285 ],
8286 deps = OPERATOR_TEST_DEPS,
8287)
8288
8289xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008290 name = "convolution_nhwc_test",
Artsiom Ablavatski2202c812021-01-22 14:16:43 -08008291 timeout = "moderate",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008292 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008293 "test/convolution-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008294 "test/convolution-operator-tester.h",
8295 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008296 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008297)
8298
8299xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008300 name = "convolution_nchw_test",
Artsiom Ablavatski2202c812021-01-22 14:16:43 -08008301 timeout = "moderate",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008302 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008303 "test/convolution-nchw.cc",
8304 "test/convolution-operator-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008305 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008306 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008307)
8308
8309xnnpack_unit_test(
Marat Dukhan4e21b272020-06-04 18:45:01 -07008310 name = "copy_nc_test",
8311 srcs = [
8312 "test/copy-nc.cc",
8313 "test/copy-operator-tester.h",
8314 ],
8315 deps = OPERATOR_TEST_DEPS,
8316)
8317
8318xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008319 name = "deconvolution_nhwc_test",
Artsiom Ablavatskic1aa2972020-12-08 11:23:34 -08008320 timeout = "moderate",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008321 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008322 "test/deconvolution-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008323 "test/deconvolution-operator-tester.h",
8324 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -07008325 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008326)
8327
8328xnnpack_unit_test(
Marat Dukhan188d1042020-11-24 23:39:40 -08008329 name = "depth_to_space_nchw2nhwc_test",
Artsiom Ablavatski0f1dc182020-11-05 19:21:50 -08008330 srcs = [
Marat Dukhan188d1042020-11-24 23:39:40 -08008331 "test/depth-to-space-nchw2nhwc.cc",
Artsiom Ablavatski0f1dc182020-11-05 19:21:50 -08008332 "test/depth-to-space-operator-tester.h",
8333 ] + OPERATOR_TEST_PARAMS_HDRS,
8334 deps = OPERATOR_TEST_DEPS,
8335)
8336
8337xnnpack_unit_test(
Marat Dukhan0e521172020-11-25 13:10:04 -08008338 name = "depth_to_space_nhwc_test",
8339 srcs = [
8340 "test/depth-to-space-nhwc.cc",
8341 "test/depth-to-space-operator-tester.h",
8342 ] + OPERATOR_TEST_PARAMS_HDRS,
8343 deps = OPERATOR_TEST_DEPS,
8344)
8345
8346xnnpack_unit_test(
Marat Dukhan69180502019-12-06 15:00:31 -08008347 name = "divide_nd_test",
8348 srcs = [
8349 "test/binary-elementwise-operator-tester.h",
8350 "test/divide-nd.cc",
8351 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008352 deps = OPERATOR_TEST_DEPS,
Marat Dukhan69180502019-12-06 15:00:31 -08008353)
8354
8355xnnpack_unit_test(
Marat Dukhanb6bd4bc2020-12-01 17:01:40 -08008356 name = "elu_nc_test",
8357 srcs = [
8358 "test/elu-nc.cc",
8359 "test/elu-operator-tester.h",
8360 ],
8361 deps = OPERATOR_TEST_DEPS,
8362)
8363
8364xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008365 name = "fully_connected_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008366 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008367 "test/fully-connected-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008368 "test/fully-connected-operator-tester.h",
8369 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008370 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008371)
8372
8373xnnpack_unit_test(
Marat Dukhan64e52512020-06-09 13:41:16 -07008374 name = "floor_nc_test",
8375 srcs = [
8376 "test/floor-nc.cc",
8377 "test/floor-operator-tester.h",
8378 ],
8379 deps = OPERATOR_TEST_DEPS,
8380)
8381
8382xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008383 name = "global_average_pooling_nwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008384 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008385 "test/global-average-pooling-nwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008386 "test/global-average-pooling-operator-tester.h",
Marat Dukhanef61d022020-06-19 13:54:49 -07008387 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -07008388 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008389)
8390
8391xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008392 name = "global_average_pooling_ncw_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008393 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008394 "test/global-average-pooling-ncw.cc",
8395 "test/global-average-pooling-operator-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008396 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008397 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008398)
8399
8400xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008401 name = "hardswish_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008402 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008403 "test/hardswish-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008404 "test/hardswish-operator-tester.h",
8405 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008406 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008407)
8408
8409xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008410 name = "leaky_relu_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008411 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008412 "test/leaky-relu-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008413 "test/leaky-relu-operator-tester.h",
8414 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008415 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008416)
8417
8418xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008419 name = "max_pooling_nhwc_test",
Artsiom Ablavatski2202c812021-01-22 14:16:43 -08008420 timeout = "moderate",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008421 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008422 "test/max-pooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008423 "test/max-pooling-operator-tester.h",
8424 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -07008425 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008426)
8427
8428xnnpack_unit_test(
Marat Dukhan79e7f842019-12-05 14:35:50 -08008429 name = "maximum_nd_test",
8430 srcs = [
8431 "test/binary-elementwise-operator-tester.h",
8432 "test/maximum-nd.cc",
8433 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008434 deps = OPERATOR_TEST_DEPS,
Marat Dukhan79e7f842019-12-05 14:35:50 -08008435)
8436
8437xnnpack_unit_test(
8438 name = "minimum_nd_test",
8439 srcs = [
8440 "test/binary-elementwise-operator-tester.h",
8441 "test/minimum-nd.cc",
8442 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008443 deps = OPERATOR_TEST_DEPS,
Marat Dukhan79e7f842019-12-05 14:35:50 -08008444)
8445
8446xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008447 name = "multiply_nd_test",
Marat Dukhanca2733c2019-11-15 23:21:17 -08008448 srcs = [
Marat Dukhanb1a0fc32019-12-02 19:32:02 -08008449 "test/binary-elementwise-operator-tester.h",
Marat Dukhanefc47b82019-11-18 09:25:38 -08008450 "test/multiply-nd.cc",
Marat Dukhanca2733c2019-11-15 23:21:17 -08008451 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008452 deps = OPERATOR_TEST_DEPS,
Marat Dukhanca2733c2019-11-15 23:21:17 -08008453)
8454
8455xnnpack_unit_test(
Marat Dukhan5020b962020-06-08 13:30:10 -07008456 name = "negate_nc_test",
8457 srcs = [
8458 "test/negate-nc.cc",
8459 "test/negate-operator-tester.h",
8460 ],
8461 deps = OPERATOR_TEST_DEPS,
8462)
8463
8464xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008465 name = "prelu_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008466 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008467 "test/prelu-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008468 "test/prelu-operator-tester.h",
8469 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -07008470 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008471)
8472
8473xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008474 name = "resize_bilinear_nhwc_test",
Marat Dukhan69722492019-11-11 19:55:50 -08008475 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008476 "test/resize-bilinear-nhwc.cc",
Marat Dukhan69722492019-11-11 19:55:50 -08008477 "test/resize-bilinear-operator-tester.h",
8478 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -07008479 deps = OPERATOR_TEST_DEPS,
Marat Dukhan69722492019-11-11 19:55:50 -08008480)
8481
8482xnnpack_unit_test(
Artsiom Ablavatski97918102020-10-27 15:52:59 -07008483 name = "resize_bilinear_nchw_test",
8484 srcs = [
8485 "test/resize-bilinear-nchw.cc",
8486 "test/resize-bilinear-operator-tester.h",
8487 ] + OPERATOR_TEST_PARAMS_HDRS,
8488 deps = OPERATOR_TEST_DEPS,
8489)
8490
8491xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008492 name = "sigmoid_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008493 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008494 "test/sigmoid-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008495 "test/sigmoid-operator-tester.h",
8496 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008497 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008498)
8499
8500xnnpack_unit_test(
Marat Dukhanfd8e6892020-01-27 15:25:25 -08008501 name = "softmax_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008502 srcs = [
Marat Dukhanfd8e6892020-01-27 15:25:25 -08008503 "test/softmax-nc.cc",
8504 "test/softmax-operator-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008505 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008506 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008507)
8508
8509xnnpack_unit_test(
Marat Dukhan5020b962020-06-08 13:30:10 -07008510 name = "square_nc_test",
8511 srcs = [
8512 "test/square-nc.cc",
8513 "test/square-operator-tester.h",
8514 ],
8515 deps = OPERATOR_TEST_DEPS,
8516)
8517
8518xnnpack_unit_test(
Marat Dukhan6804bbd2020-06-30 19:26:11 -07008519 name = "square_root_nc_test",
8520 srcs = [
8521 "test/square-root-nc.cc",
8522 "test/square-root-operator-tester.h",
8523 ],
8524 deps = OPERATOR_TEST_DEPS,
8525)
8526
8527xnnpack_unit_test(
Marat Dukhanf7399262020-06-05 10:58:44 -07008528 name = "squared_difference_nd_test",
8529 srcs = [
8530 "test/binary-elementwise-operator-tester.h",
8531 "test/squared-difference-nd.cc",
8532 ],
8533 deps = OPERATOR_TEST_DEPS,
8534)
8535
8536xnnpack_unit_test(
Marat Dukhan05f3f6d2019-12-03 15:13:53 -08008537 name = "subtract_nd_test",
8538 srcs = [
8539 "test/binary-elementwise-operator-tester.h",
8540 "test/subtract-nd.cc",
8541 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008542 deps = OPERATOR_TEST_DEPS,
Marat Dukhan05f3f6d2019-12-03 15:13:53 -08008543)
8544
8545xnnpack_unit_test(
Marat Dukhan64e52512020-06-09 13:41:16 -07008546 name = "truncation_nc_test",
8547 srcs = [
8548 "test/truncation-nc.cc",
8549 "test/truncation-operator-tester.h",
8550 ],
8551 deps = OPERATOR_TEST_DEPS,
8552)
8553
8554xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -08008555 name = "unpooling_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008556 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -08008557 "test/unpooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008558 "test/unpooling-operator-tester.h",
8559 ],
Marat Dukhan1b354632020-03-23 12:50:22 -07008560 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -07008561)
8562
Chao Mei6ddfc602020-05-13 22:29:36 -07008563############################### Misc unit tests ###############################
8564
8565xnnpack_unit_test(
8566 name = "memory_planner_test",
8567 srcs = [
8568 "test/memory-planner-test.cc",
8569 ],
8570 deps = [
8571 ":XNNPACK",
8572 ":memory_planner",
8573 ],
8574)
8575
XNNPACK Teamab8c4c82020-10-09 08:05:51 -07008576xnnpack_unit_test(
8577 name = "subgraph_nchw_test",
8578 srcs = [
8579 "src/xnnpack/subgraph.h",
8580 "test/subgraph-nchw.cc",
8581 "test/subgraph-tester.h",
8582 ],
8583 deps = [
8584 ":XNNPACK",
8585 ],
8586)
8587
Marat Dukhan08c4a432019-10-03 09:29:21 -07008588############################# Build configurations #############################
8589
Marat Dukhanb8642352019-10-30 15:43:02 -07008590# Enables usage of assembly kernels.
Marat Dukhan08c4a432019-10-03 09:29:21 -07008591config_setting(
Marat Dukhanb8642352019-10-30 15:43:02 -07008592 name = "xnn_enable_assembly_explicit_true",
8593 define_values = {"xnn_enable_assembly": "true"},
8594)
8595
8596# Disables usage of assembly kernels.
8597config_setting(
8598 name = "xnn_enable_assembly_explicit_false",
8599 define_values = {"xnn_enable_assembly": "false"},
8600)
8601
Marat Dukhan9de90e02020-06-18 16:04:12 -07008602# Enables usage of sparse inference.
8603config_setting(
8604 name = "xnn_enable_sparse_explicit_true",
8605 define_values = {"xnn_enable_sparse": "true"},
8606)
8607
8608# Disables usage of sparse inference.
8609config_setting(
8610 name = "xnn_enable_sparse_explicit_false",
8611 define_values = {"xnn_enable_sparse": "false"},
8612)
8613
Marat Dukhan05702cf2020-03-26 15:41:33 -07008614# Disables usage of HMP-aware optimizations.
8615config_setting(
8616 name = "xnn_enable_hmp_explicit_false",
8617 define_values = {"xnn_enable_hmp": "false"},
8618)
8619
Chao Mei6ddfc602020-05-13 22:29:36 -07008620# Enable usage of optimized memory allocation
8621config_setting(
8622 name = "xnn_enable_memopt_explicit_true",
Marat Dukhan03f46212021-03-30 21:29:49 -07008623 define_values = {"xnn_enable_memopt": "true"},
Chao Mei6ddfc602020-05-13 22:29:36 -07008624)
8625
8626# Disable usage of optimized memory allocation
8627config_setting(
8628 name = "xnn_enable_memopt_explicit_false",
Marat Dukhan03f46212021-03-30 21:29:49 -07008629 define_values = {"xnn_enable_memopt": "false"},
Chao Mei6ddfc602020-05-13 22:29:36 -07008630)
8631
Marat Dukhanb939cdb2021-03-30 18:51:51 -07008632# Enable QS8 inference in TFLite-specific version
8633config_setting(
8634 name = "xnn_enable_qs8_explicit_true",
8635 define_values = {"xnn_enable_qs8": "true"},
8636)
8637
8638# Disable QS8 inference in TFLite-specific version
8639config_setting(
8640 name = "xnn_enable_qs8_explicit_false",
8641 define_values = {"xnn_enable_qs8": "false"},
8642)
8643
Marat Dukhan8c8c1592021-07-13 13:59:02 -07008644# Enable QU8 inference in TFLite-specific version
8645config_setting(
8646 name = "xnn_enable_qu8_explicit_true",
8647 define_values = {"xnn_enable_qu8": "true"},
8648)
8649
8650# Disable QU8 inference in TFLite-specific version
8651config_setting(
8652 name = "xnn_enable_qu8_explicit_false",
8653 define_values = {"xnn_enable_qu8": "false"},
8654)
8655
Marat Dukhanb8642352019-10-30 15:43:02 -07008656# Builds with -c dbg
8657config_setting(
8658 name = "debug_build",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008659 values = {
Marat Dukhanb8642352019-10-30 15:43:02 -07008660 "compilation_mode": "dbg",
8661 },
8662)
8663
8664# Builds with -c opt
8665config_setting(
8666 name = "optimized_build",
8667 values = {
8668 "compilation_mode": "opt",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008669 },
8670)
8671
8672config_setting(
Marat Dukhanb8642352019-10-30 15:43:02 -07008673 name = "linux_k8",
8674 values = {"cpu": "k8"},
8675)
8676
8677config_setting(
Marat Dukhan582094e2020-04-30 17:21:25 -07008678 name = "linux_arm",
8679 values = {"cpu": "arm"},
Marat Dukhan4e45e662019-10-03 15:40:24 -07008680)
8681
8682config_setting(
Marat Dukhanf0bd4de2020-06-15 15:53:19 -07008683 name = "linux_armeabi",
8684 values = {"cpu": "armeabi"},
8685)
8686
8687config_setting(
Terry Heo68eef3f2020-04-13 22:53:52 -07008688 name = "linux_armhf",
8689 values = {"cpu": "armhf"},
8690)
8691
8692config_setting(
Marat Dukhana720e932020-06-10 13:01:11 -07008693 name = "linux_armv7a",
8694 values = {"cpu": "armv7a"},
8695)
8696
8697config_setting(
Marat Dukhan582094e2020-04-30 17:21:25 -07008698 name = "linux_aarch64",
8699 values = {"cpu": "aarch64"},
8700)
8701
8702config_setting(
Marat Dukhan08c4a432019-10-03 09:29:21 -07008703 name = "android",
8704 values = {"crosstool_top": "//external:android/crosstool"},
8705)
8706
8707config_setting(
8708 name = "android_armv7",
8709 values = {
8710 "crosstool_top": "//external:android/crosstool",
8711 "cpu": "armeabi-v7a",
8712 },
8713)
8714
8715config_setting(
8716 name = "android_arm64",
8717 values = {
8718 "crosstool_top": "//external:android/crosstool",
8719 "cpu": "arm64-v8a",
8720 },
8721)
8722
8723config_setting(
8724 name = "android_x86",
8725 values = {
8726 "crosstool_top": "//external:android/crosstool",
8727 "cpu": "x86",
8728 },
8729)
8730
8731config_setting(
8732 name = "android_x86_64",
8733 values = {
8734 "crosstool_top": "//external:android/crosstool",
8735 "cpu": "x86_64",
8736 },
8737)
8738
8739config_setting(
Marat Dukhan10a38082020-04-17 03:58:35 -07008740 name = "windows_x86_64",
8741 values = {"cpu": "x64_windows"},
Marat Dukhan9fe932e2020-04-11 17:14:15 -07008742)
8743
8744config_setting(
Marat Dukhan10a38082020-04-17 03:58:35 -07008745 name = "windows_x86_64_clang",
8746 values = {
8747 "compiler": "clang-cl",
8748 "cpu": "x64_windows",
8749 },
8750)
8751
8752config_setting(
8753 name = "windows_x86_64_mingw",
8754 values = {
8755 "compiler": "mingw-gcc",
8756 "cpu": "x64_windows",
8757 },
8758)
8759
8760config_setting(
8761 name = "windows_x86_64_msys",
8762 values = {
8763 "compiler": "msys-gcc",
8764 "cpu": "x64_windows",
8765 },
Marat Dukhan9fe932e2020-04-11 17:14:15 -07008766)
8767
8768config_setting(
Marat Dukhan885ca242019-10-07 09:17:32 -07008769 name = "macos_x86_64",
8770 values = {
8771 "apple_platform_type": "macos",
8772 "cpu": "darwin",
8773 },
8774)
8775
8776config_setting(
Simon Maurerae33ab82021-03-03 23:38:22 +01008777 name = "macos_arm64",
8778 values = {
8779 "apple_platform_type": "macos",
8780 "cpu": "darwin_arm64",
8781 },
8782)
8783
8784config_setting(
Marat Dukhan08c4a432019-10-03 09:29:21 -07008785 name = "emscripten",
XNNPACK Team3bfbdaf2021-03-29 15:26:23 -07008786 values = {"crosstool_top": "@emsdk//emscripten_toolchain:everything"},
Marat Dukhan08c4a432019-10-03 09:29:21 -07008787)
8788
8789config_setting(
8790 name = "emscripten_wasm",
8791 values = {
XNNPACK Team3bfbdaf2021-03-29 15:26:23 -07008792 "crosstool_top": "@emsdk//emscripten_toolchain:everything",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008793 "cpu": "wasm",
8794 },
8795)
8796
8797config_setting(
8798 name = "emscripten_wasmsimd",
8799 values = {
XNNPACK Team3bfbdaf2021-03-29 15:26:23 -07008800 "crosstool_top": "@emsdk//emscripten_toolchain:everything",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008801 "cpu": "wasm",
Marat Dukhan81c62602020-05-29 13:22:49 -07008802 "copt": "-msimd128",
Marat Dukhan08c4a432019-10-03 09:29:21 -07008803 },
8804)
8805
8806config_setting(
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008807 name = "ios_armv7",
8808 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008809 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008810 "cpu": "ios_armv7",
8811 },
8812)
8813
8814config_setting(
8815 name = "ios_arm64",
8816 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008817 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008818 "cpu": "ios_arm64",
8819 },
8820)
8821
8822config_setting(
8823 name = "ios_arm64e",
8824 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008825 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008826 "cpu": "ios_arm64e",
8827 },
8828)
8829
8830config_setting(
8831 name = "ios_x86",
8832 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008833 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008834 "cpu": "ios_i386",
8835 },
8836)
8837
8838config_setting(
8839 name = "ios_x86_64",
8840 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008841 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008842 "cpu": "ios_x86_64",
8843 },
8844)
8845
8846config_setting(
8847 name = "watchos_armv7k",
8848 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008849 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008850 "cpu": "watchos_armv7k",
8851 },
8852)
8853
8854config_setting(
8855 name = "watchos_arm64_32",
8856 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008857 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008858 "cpu": "watchos_arm64_32",
8859 },
8860)
8861
8862config_setting(
8863 name = "watchos_x86",
8864 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008865 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008866 "cpu": "watchos_i386",
8867 },
8868)
8869
8870config_setting(
8871 name = "watchos_x86_64",
8872 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008873 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008874 "cpu": "watchos_x86_64",
8875 },
8876)
8877
8878config_setting(
8879 name = "tvos_arm64",
8880 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008881 "apple_platform_type": "tvos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008882 "cpu": "tvos_arm64",
8883 },
8884)
8885
8886config_setting(
8887 name = "tvos_x86_64",
8888 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -08008889 "apple_platform_type": "tvos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -08008890 "cpu": "tvos_x86_64",
8891 },
8892)