blob: f2416d764b03993375bd9095489e0e8a7ed60432 [file] [log] [blame]
Jesse Barnes79e53942008-11-07 14:24:08 -08001/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
Daniel Vetter618563e2012-04-01 13:38:50 +020027#include <linux/dmi.h>
Jesse Barnesc1c7af62009-09-10 15:28:03 -070028#include <linux/module.h>
29#include <linux/input.h>
Jesse Barnes79e53942008-11-07 14:24:08 -080030#include <linux/i2c.h>
Shaohua Li7662c8b2009-06-26 11:23:55 +080031#include <linux/kernel.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090032#include <linux/slab.h>
Jesse Barnes9cce37f2010-08-13 15:11:26 -070033#include <linux/vgaarb.h>
Wu Fengguange0dac652011-09-05 14:25:34 +080034#include <drm/drm_edid.h>
David Howells760285e2012-10-02 18:01:07 +010035#include <drm/drmP.h>
Jesse Barnes79e53942008-11-07 14:24:08 -080036#include "intel_drv.h"
David Howells760285e2012-10-02 18:01:07 +010037#include <drm/i915_drm.h>
Jesse Barnes79e53942008-11-07 14:24:08 -080038#include "i915_drv.h"
Jesse Barnese5510fa2010-07-01 16:48:37 -070039#include "i915_trace.h"
David Howells760285e2012-10-02 18:01:07 +010040#include <drm/drm_dp_helper.h>
41#include <drm/drm_crtc_helper.h>
Matt Roper465c1202014-05-29 08:06:54 -070042#include <drm/drm_plane_helper.h>
43#include <drm/drm_rect.h>
Keith Packardc0f372b32011-11-16 22:24:52 -080044#include <linux/dma_remapping.h>
Jesse Barnes79e53942008-11-07 14:24:08 -080045
Matt Roper465c1202014-05-29 08:06:54 -070046/* Primary plane formats supported by all gen */
47#define COMMON_PRIMARY_FORMATS \
48 DRM_FORMAT_C8, \
49 DRM_FORMAT_RGB565, \
50 DRM_FORMAT_XRGB8888, \
51 DRM_FORMAT_ARGB8888
52
53/* Primary plane formats for gen <= 3 */
54static const uint32_t intel_primary_formats_gen2[] = {
55 COMMON_PRIMARY_FORMATS,
56 DRM_FORMAT_XRGB1555,
57 DRM_FORMAT_ARGB1555,
58};
59
60/* Primary plane formats for gen >= 4 */
61static const uint32_t intel_primary_formats_gen4[] = {
62 COMMON_PRIMARY_FORMATS, \
63 DRM_FORMAT_XBGR8888,
64 DRM_FORMAT_ABGR8888,
65 DRM_FORMAT_XRGB2101010,
66 DRM_FORMAT_ARGB2101010,
67 DRM_FORMAT_XBGR2101010,
68 DRM_FORMAT_ABGR2101010,
69};
70
Matt Roper3d7d6512014-06-10 08:28:13 -070071/* Cursor formats */
72static const uint32_t intel_cursor_formats[] = {
73 DRM_FORMAT_ARGB8888,
74};
75
Chon Ming Leeef9348c2014-04-09 13:28:18 +030076#define DIV_ROUND_CLOSEST_ULL(ll, d) \
Matt Roper465c1202014-05-29 08:06:54 -070077({ unsigned long long _tmp = (ll)+(d)/2; do_div(_tmp, d); _tmp; })
Chon Ming Leeef9348c2014-04-09 13:28:18 +030078
Daniel Vettercc365132014-06-18 13:59:13 +020079static void intel_increase_pllclock(struct drm_device *dev,
80 enum pipe pipe);
Chris Wilson6b383a72010-09-13 13:54:26 +010081static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
Jesse Barnes79e53942008-11-07 14:24:08 -080082
Jesse Barnesf1f644d2013-06-27 00:39:25 +030083static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
84 struct intel_crtc_config *pipe_config);
Ville Syrjälä18442d02013-09-13 16:00:08 +030085static void ironlake_pch_clock_get(struct intel_crtc *crtc,
86 struct intel_crtc_config *pipe_config);
Jesse Barnesf1f644d2013-06-27 00:39:25 +030087
Damien Lespiaue7457a92013-08-08 22:28:59 +010088static int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode,
89 int x, int y, struct drm_framebuffer *old_fb);
Jesse Barneseb1bfe82014-02-12 12:26:25 -080090static int intel_framebuffer_init(struct drm_device *dev,
91 struct intel_framebuffer *ifb,
92 struct drm_mode_fb_cmd2 *mode_cmd,
93 struct drm_i915_gem_object *obj);
Daniel Vetter5b18e572014-04-24 23:55:06 +020094static void intel_dp_set_m_n(struct intel_crtc *crtc);
95static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc);
96static void intel_set_pipe_timings(struct intel_crtc *intel_crtc);
Daniel Vetter29407aa2014-04-24 23:55:08 +020097static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
98 struct intel_link_m_n *m_n);
99static void ironlake_set_pipeconf(struct drm_crtc *crtc);
Daniel Vetter229fca92014-04-24 23:55:09 +0200100static void haswell_set_pipeconf(struct drm_crtc *crtc);
101static void intel_set_pipe_csc(struct drm_crtc *crtc);
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +0200102static void vlv_prepare_pll(struct intel_crtc *crtc);
Damien Lespiaue7457a92013-08-08 22:28:59 +0100103
Jesse Barnes79e53942008-11-07 14:24:08 -0800104typedef struct {
Akshay Joshi0206e352011-08-16 15:34:10 -0400105 int min, max;
Jesse Barnes79e53942008-11-07 14:24:08 -0800106} intel_range_t;
107
108typedef struct {
Akshay Joshi0206e352011-08-16 15:34:10 -0400109 int dot_limit;
110 int p2_slow, p2_fast;
Jesse Barnes79e53942008-11-07 14:24:08 -0800111} intel_p2_t;
112
Ma Lingd4906092009-03-18 20:13:27 +0800113typedef struct intel_limit intel_limit_t;
114struct intel_limit {
Akshay Joshi0206e352011-08-16 15:34:10 -0400115 intel_range_t dot, vco, n, m, m1, m2, p, p1;
116 intel_p2_t p2;
Ma Lingd4906092009-03-18 20:13:27 +0800117};
Jesse Barnes79e53942008-11-07 14:24:08 -0800118
Daniel Vetterd2acd212012-10-20 20:57:43 +0200119int
120intel_pch_rawclk(struct drm_device *dev)
121{
122 struct drm_i915_private *dev_priv = dev->dev_private;
123
124 WARN_ON(!HAS_PCH_SPLIT(dev));
125
126 return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK;
127}
128
Chris Wilson021357a2010-09-07 20:54:59 +0100129static inline u32 /* units of 100MHz */
130intel_fdi_link_freq(struct drm_device *dev)
131{
Chris Wilson8b99e682010-10-13 09:59:17 +0100132 if (IS_GEN5(dev)) {
133 struct drm_i915_private *dev_priv = dev->dev_private;
134 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
135 } else
136 return 27;
Chris Wilson021357a2010-09-07 20:54:59 +0100137}
138
Daniel Vetter5d536e22013-07-06 12:52:06 +0200139static const intel_limit_t intel_limits_i8xx_dac = {
Akshay Joshi0206e352011-08-16 15:34:10 -0400140 .dot = { .min = 25000, .max = 350000 },
Ville Syrjälä9c333712013-12-09 18:54:17 +0200141 .vco = { .min = 908000, .max = 1512000 },
Ville Syrjälä91dbe5f2013-12-09 18:54:14 +0200142 .n = { .min = 2, .max = 16 },
Akshay Joshi0206e352011-08-16 15:34:10 -0400143 .m = { .min = 96, .max = 140 },
144 .m1 = { .min = 18, .max = 26 },
145 .m2 = { .min = 6, .max = 16 },
146 .p = { .min = 4, .max = 128 },
147 .p1 = { .min = 2, .max = 33 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700148 .p2 = { .dot_limit = 165000,
149 .p2_slow = 4, .p2_fast = 2 },
Keith Packarde4b36692009-06-05 19:22:17 -0700150};
151
Daniel Vetter5d536e22013-07-06 12:52:06 +0200152static const intel_limit_t intel_limits_i8xx_dvo = {
153 .dot = { .min = 25000, .max = 350000 },
Ville Syrjälä9c333712013-12-09 18:54:17 +0200154 .vco = { .min = 908000, .max = 1512000 },
Ville Syrjälä91dbe5f2013-12-09 18:54:14 +0200155 .n = { .min = 2, .max = 16 },
Daniel Vetter5d536e22013-07-06 12:52:06 +0200156 .m = { .min = 96, .max = 140 },
157 .m1 = { .min = 18, .max = 26 },
158 .m2 = { .min = 6, .max = 16 },
159 .p = { .min = 4, .max = 128 },
160 .p1 = { .min = 2, .max = 33 },
161 .p2 = { .dot_limit = 165000,
162 .p2_slow = 4, .p2_fast = 4 },
163};
164
Keith Packarde4b36692009-06-05 19:22:17 -0700165static const intel_limit_t intel_limits_i8xx_lvds = {
Akshay Joshi0206e352011-08-16 15:34:10 -0400166 .dot = { .min = 25000, .max = 350000 },
Ville Syrjälä9c333712013-12-09 18:54:17 +0200167 .vco = { .min = 908000, .max = 1512000 },
Ville Syrjälä91dbe5f2013-12-09 18:54:14 +0200168 .n = { .min = 2, .max = 16 },
Akshay Joshi0206e352011-08-16 15:34:10 -0400169 .m = { .min = 96, .max = 140 },
170 .m1 = { .min = 18, .max = 26 },
171 .m2 = { .min = 6, .max = 16 },
172 .p = { .min = 4, .max = 128 },
173 .p1 = { .min = 1, .max = 6 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700174 .p2 = { .dot_limit = 165000,
175 .p2_slow = 14, .p2_fast = 7 },
Keith Packarde4b36692009-06-05 19:22:17 -0700176};
Eric Anholt273e27c2011-03-30 13:01:10 -0700177
Keith Packarde4b36692009-06-05 19:22:17 -0700178static const intel_limit_t intel_limits_i9xx_sdvo = {
Akshay Joshi0206e352011-08-16 15:34:10 -0400179 .dot = { .min = 20000, .max = 400000 },
180 .vco = { .min = 1400000, .max = 2800000 },
181 .n = { .min = 1, .max = 6 },
182 .m = { .min = 70, .max = 120 },
Patrik Jakobsson4f7dfb62013-02-13 22:20:22 +0100183 .m1 = { .min = 8, .max = 18 },
184 .m2 = { .min = 3, .max = 7 },
Akshay Joshi0206e352011-08-16 15:34:10 -0400185 .p = { .min = 5, .max = 80 },
186 .p1 = { .min = 1, .max = 8 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700187 .p2 = { .dot_limit = 200000,
188 .p2_slow = 10, .p2_fast = 5 },
Keith Packarde4b36692009-06-05 19:22:17 -0700189};
190
191static const intel_limit_t intel_limits_i9xx_lvds = {
Akshay Joshi0206e352011-08-16 15:34:10 -0400192 .dot = { .min = 20000, .max = 400000 },
193 .vco = { .min = 1400000, .max = 2800000 },
194 .n = { .min = 1, .max = 6 },
195 .m = { .min = 70, .max = 120 },
Patrik Jakobsson53a7d2d2013-02-13 22:20:21 +0100196 .m1 = { .min = 8, .max = 18 },
197 .m2 = { .min = 3, .max = 7 },
Akshay Joshi0206e352011-08-16 15:34:10 -0400198 .p = { .min = 7, .max = 98 },
199 .p1 = { .min = 1, .max = 8 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700200 .p2 = { .dot_limit = 112000,
201 .p2_slow = 14, .p2_fast = 7 },
Keith Packarde4b36692009-06-05 19:22:17 -0700202};
203
Eric Anholt273e27c2011-03-30 13:01:10 -0700204
Keith Packarde4b36692009-06-05 19:22:17 -0700205static const intel_limit_t intel_limits_g4x_sdvo = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700206 .dot = { .min = 25000, .max = 270000 },
207 .vco = { .min = 1750000, .max = 3500000},
208 .n = { .min = 1, .max = 4 },
209 .m = { .min = 104, .max = 138 },
210 .m1 = { .min = 17, .max = 23 },
211 .m2 = { .min = 5, .max = 11 },
212 .p = { .min = 10, .max = 30 },
213 .p1 = { .min = 1, .max = 3},
214 .p2 = { .dot_limit = 270000,
215 .p2_slow = 10,
216 .p2_fast = 10
Ma Ling044c7c42009-03-18 20:13:23 +0800217 },
Keith Packarde4b36692009-06-05 19:22:17 -0700218};
219
220static const intel_limit_t intel_limits_g4x_hdmi = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700221 .dot = { .min = 22000, .max = 400000 },
222 .vco = { .min = 1750000, .max = 3500000},
223 .n = { .min = 1, .max = 4 },
224 .m = { .min = 104, .max = 138 },
225 .m1 = { .min = 16, .max = 23 },
226 .m2 = { .min = 5, .max = 11 },
227 .p = { .min = 5, .max = 80 },
228 .p1 = { .min = 1, .max = 8},
229 .p2 = { .dot_limit = 165000,
230 .p2_slow = 10, .p2_fast = 5 },
Keith Packarde4b36692009-06-05 19:22:17 -0700231};
232
233static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700234 .dot = { .min = 20000, .max = 115000 },
235 .vco = { .min = 1750000, .max = 3500000 },
236 .n = { .min = 1, .max = 3 },
237 .m = { .min = 104, .max = 138 },
238 .m1 = { .min = 17, .max = 23 },
239 .m2 = { .min = 5, .max = 11 },
240 .p = { .min = 28, .max = 112 },
241 .p1 = { .min = 2, .max = 8 },
242 .p2 = { .dot_limit = 0,
243 .p2_slow = 14, .p2_fast = 14
Ma Ling044c7c42009-03-18 20:13:23 +0800244 },
Keith Packarde4b36692009-06-05 19:22:17 -0700245};
246
247static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700248 .dot = { .min = 80000, .max = 224000 },
249 .vco = { .min = 1750000, .max = 3500000 },
250 .n = { .min = 1, .max = 3 },
251 .m = { .min = 104, .max = 138 },
252 .m1 = { .min = 17, .max = 23 },
253 .m2 = { .min = 5, .max = 11 },
254 .p = { .min = 14, .max = 42 },
255 .p1 = { .min = 2, .max = 6 },
256 .p2 = { .dot_limit = 0,
257 .p2_slow = 7, .p2_fast = 7
Ma Ling044c7c42009-03-18 20:13:23 +0800258 },
Keith Packarde4b36692009-06-05 19:22:17 -0700259};
260
Adam Jacksonf2b115e2009-12-03 17:14:42 -0500261static const intel_limit_t intel_limits_pineview_sdvo = {
Akshay Joshi0206e352011-08-16 15:34:10 -0400262 .dot = { .min = 20000, .max = 400000},
263 .vco = { .min = 1700000, .max = 3500000 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700264 /* Pineview's Ncounter is a ring counter */
Akshay Joshi0206e352011-08-16 15:34:10 -0400265 .n = { .min = 3, .max = 6 },
266 .m = { .min = 2, .max = 256 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700267 /* Pineview only has one combined m divider, which we treat as m2. */
Akshay Joshi0206e352011-08-16 15:34:10 -0400268 .m1 = { .min = 0, .max = 0 },
269 .m2 = { .min = 0, .max = 254 },
270 .p = { .min = 5, .max = 80 },
271 .p1 = { .min = 1, .max = 8 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700272 .p2 = { .dot_limit = 200000,
273 .p2_slow = 10, .p2_fast = 5 },
Keith Packarde4b36692009-06-05 19:22:17 -0700274};
275
Adam Jacksonf2b115e2009-12-03 17:14:42 -0500276static const intel_limit_t intel_limits_pineview_lvds = {
Akshay Joshi0206e352011-08-16 15:34:10 -0400277 .dot = { .min = 20000, .max = 400000 },
278 .vco = { .min = 1700000, .max = 3500000 },
279 .n = { .min = 3, .max = 6 },
280 .m = { .min = 2, .max = 256 },
281 .m1 = { .min = 0, .max = 0 },
282 .m2 = { .min = 0, .max = 254 },
283 .p = { .min = 7, .max = 112 },
284 .p1 = { .min = 1, .max = 8 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700285 .p2 = { .dot_limit = 112000,
286 .p2_slow = 14, .p2_fast = 14 },
Keith Packarde4b36692009-06-05 19:22:17 -0700287};
288
Eric Anholt273e27c2011-03-30 13:01:10 -0700289/* Ironlake / Sandybridge
290 *
291 * We calculate clock using (register_value + 2) for N/M1/M2, so here
292 * the range value for them is (actual_value - 2).
293 */
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800294static const intel_limit_t intel_limits_ironlake_dac = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700295 .dot = { .min = 25000, .max = 350000 },
296 .vco = { .min = 1760000, .max = 3510000 },
297 .n = { .min = 1, .max = 5 },
298 .m = { .min = 79, .max = 127 },
299 .m1 = { .min = 12, .max = 22 },
300 .m2 = { .min = 5, .max = 9 },
301 .p = { .min = 5, .max = 80 },
302 .p1 = { .min = 1, .max = 8 },
303 .p2 = { .dot_limit = 225000,
304 .p2_slow = 10, .p2_fast = 5 },
Keith Packarde4b36692009-06-05 19:22:17 -0700305};
306
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800307static const intel_limit_t intel_limits_ironlake_single_lvds = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700308 .dot = { .min = 25000, .max = 350000 },
309 .vco = { .min = 1760000, .max = 3510000 },
310 .n = { .min = 1, .max = 3 },
311 .m = { .min = 79, .max = 118 },
312 .m1 = { .min = 12, .max = 22 },
313 .m2 = { .min = 5, .max = 9 },
314 .p = { .min = 28, .max = 112 },
315 .p1 = { .min = 2, .max = 8 },
316 .p2 = { .dot_limit = 225000,
317 .p2_slow = 14, .p2_fast = 14 },
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800318};
319
320static const intel_limit_t intel_limits_ironlake_dual_lvds = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700321 .dot = { .min = 25000, .max = 350000 },
322 .vco = { .min = 1760000, .max = 3510000 },
323 .n = { .min = 1, .max = 3 },
324 .m = { .min = 79, .max = 127 },
325 .m1 = { .min = 12, .max = 22 },
326 .m2 = { .min = 5, .max = 9 },
327 .p = { .min = 14, .max = 56 },
328 .p1 = { .min = 2, .max = 8 },
329 .p2 = { .dot_limit = 225000,
330 .p2_slow = 7, .p2_fast = 7 },
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800331};
332
Eric Anholt273e27c2011-03-30 13:01:10 -0700333/* LVDS 100mhz refclk limits. */
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800334static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700335 .dot = { .min = 25000, .max = 350000 },
336 .vco = { .min = 1760000, .max = 3510000 },
337 .n = { .min = 1, .max = 2 },
338 .m = { .min = 79, .max = 126 },
339 .m1 = { .min = 12, .max = 22 },
340 .m2 = { .min = 5, .max = 9 },
341 .p = { .min = 28, .max = 112 },
Akshay Joshi0206e352011-08-16 15:34:10 -0400342 .p1 = { .min = 2, .max = 8 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700343 .p2 = { .dot_limit = 225000,
344 .p2_slow = 14, .p2_fast = 14 },
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800345};
346
347static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
Eric Anholt273e27c2011-03-30 13:01:10 -0700348 .dot = { .min = 25000, .max = 350000 },
349 .vco = { .min = 1760000, .max = 3510000 },
350 .n = { .min = 1, .max = 3 },
351 .m = { .min = 79, .max = 126 },
352 .m1 = { .min = 12, .max = 22 },
353 .m2 = { .min = 5, .max = 9 },
354 .p = { .min = 14, .max = 42 },
Akshay Joshi0206e352011-08-16 15:34:10 -0400355 .p1 = { .min = 2, .max = 6 },
Eric Anholt273e27c2011-03-30 13:01:10 -0700356 .p2 = { .dot_limit = 225000,
357 .p2_slow = 7, .p2_fast = 7 },
Zhao Yakui45476682009-12-31 16:06:04 +0800358};
359
Ville Syrjälädc730512013-09-24 21:26:30 +0300360static const intel_limit_t intel_limits_vlv = {
Ville Syrjäläf01b7962013-09-27 16:55:49 +0300361 /*
362 * These are the data rate limits (measured in fast clocks)
363 * since those are the strictest limits we have. The fast
364 * clock and actual rate limits are more relaxed, so checking
365 * them would make no difference.
366 */
367 .dot = { .min = 25000 * 5, .max = 270000 * 5 },
Daniel Vetter75e53982013-04-18 21:10:43 +0200368 .vco = { .min = 4000000, .max = 6000000 },
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700369 .n = { .min = 1, .max = 7 },
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700370 .m1 = { .min = 2, .max = 3 },
371 .m2 = { .min = 11, .max = 156 },
Ville Syrjäläb99ab662013-09-24 21:26:26 +0300372 .p1 = { .min = 2, .max = 3 },
Ville Syrjälä5fdc9c492013-09-24 21:26:29 +0300373 .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700374};
375
Chon Ming Leeef9348c2014-04-09 13:28:18 +0300376static const intel_limit_t intel_limits_chv = {
377 /*
378 * These are the data rate limits (measured in fast clocks)
379 * since those are the strictest limits we have. The fast
380 * clock and actual rate limits are more relaxed, so checking
381 * them would make no difference.
382 */
383 .dot = { .min = 25000 * 5, .max = 540000 * 5},
384 .vco = { .min = 4860000, .max = 6700000 },
385 .n = { .min = 1, .max = 1 },
386 .m1 = { .min = 2, .max = 2 },
387 .m2 = { .min = 24 << 22, .max = 175 << 22 },
388 .p1 = { .min = 2, .max = 4 },
389 .p2 = { .p2_slow = 1, .p2_fast = 14 },
390};
391
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300392static void vlv_clock(int refclk, intel_clock_t *clock)
393{
394 clock->m = clock->m1 * clock->m2;
395 clock->p = clock->p1 * clock->p2;
Ville Syrjäläed5ca772013-12-02 19:00:45 +0200396 if (WARN_ON(clock->n == 0 || clock->p == 0))
397 return;
Ville Syrjäläfb03ac02013-10-14 14:50:30 +0300398 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
399 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300400}
401
Paulo Zanonie0638cd2013-09-24 13:52:54 -0300402/**
403 * Returns whether any output on the specified pipe is of the specified type
404 */
405static bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
406{
407 struct drm_device *dev = crtc->dev;
408 struct intel_encoder *encoder;
409
410 for_each_encoder_on_crtc(dev, crtc, encoder)
411 if (encoder->type == type)
412 return true;
413
414 return false;
415}
416
Chris Wilson1b894b52010-12-14 20:04:54 +0000417static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
418 int refclk)
Zhenyu Wang2c072452009-06-05 15:38:42 +0800419{
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800420 struct drm_device *dev = crtc->dev;
Zhenyu Wang2c072452009-06-05 15:38:42 +0800421 const intel_limit_t *limit;
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800422
423 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
Daniel Vetter1974cad2012-11-26 17:22:09 +0100424 if (intel_is_dual_link_lvds(dev)) {
Chris Wilson1b894b52010-12-14 20:04:54 +0000425 if (refclk == 100000)
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800426 limit = &intel_limits_ironlake_dual_lvds_100m;
427 else
428 limit = &intel_limits_ironlake_dual_lvds;
429 } else {
Chris Wilson1b894b52010-12-14 20:04:54 +0000430 if (refclk == 100000)
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800431 limit = &intel_limits_ironlake_single_lvds_100m;
432 else
433 limit = &intel_limits_ironlake_single_lvds;
434 }
Daniel Vetterc6bb3532013-04-19 11:14:33 +0200435 } else
Zhenyu Wangb91ad0e2010-02-05 09:14:17 +0800436 limit = &intel_limits_ironlake_dac;
Zhenyu Wang2c072452009-06-05 15:38:42 +0800437
438 return limit;
439}
440
Ma Ling044c7c42009-03-18 20:13:23 +0800441static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
442{
443 struct drm_device *dev = crtc->dev;
Ma Ling044c7c42009-03-18 20:13:23 +0800444 const intel_limit_t *limit;
445
446 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
Daniel Vetter1974cad2012-11-26 17:22:09 +0100447 if (intel_is_dual_link_lvds(dev))
Keith Packarde4b36692009-06-05 19:22:17 -0700448 limit = &intel_limits_g4x_dual_channel_lvds;
Ma Ling044c7c42009-03-18 20:13:23 +0800449 else
Keith Packarde4b36692009-06-05 19:22:17 -0700450 limit = &intel_limits_g4x_single_channel_lvds;
Ma Ling044c7c42009-03-18 20:13:23 +0800451 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
452 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
Keith Packarde4b36692009-06-05 19:22:17 -0700453 limit = &intel_limits_g4x_hdmi;
Ma Ling044c7c42009-03-18 20:13:23 +0800454 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
Keith Packarde4b36692009-06-05 19:22:17 -0700455 limit = &intel_limits_g4x_sdvo;
Ma Ling044c7c42009-03-18 20:13:23 +0800456 } else /* The option is for other outputs */
Keith Packarde4b36692009-06-05 19:22:17 -0700457 limit = &intel_limits_i9xx_sdvo;
Ma Ling044c7c42009-03-18 20:13:23 +0800458
459 return limit;
460}
461
Chris Wilson1b894b52010-12-14 20:04:54 +0000462static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
Jesse Barnes79e53942008-11-07 14:24:08 -0800463{
464 struct drm_device *dev = crtc->dev;
465 const intel_limit_t *limit;
466
Eric Anholtbad720f2009-10-22 16:11:14 -0700467 if (HAS_PCH_SPLIT(dev))
Chris Wilson1b894b52010-12-14 20:04:54 +0000468 limit = intel_ironlake_limit(crtc, refclk);
Zhenyu Wang2c072452009-06-05 15:38:42 +0800469 else if (IS_G4X(dev)) {
Ma Ling044c7c42009-03-18 20:13:23 +0800470 limit = intel_g4x_limit(crtc);
Adam Jacksonf2b115e2009-12-03 17:14:42 -0500471 } else if (IS_PINEVIEW(dev)) {
Shaohua Li21778322009-02-23 15:19:16 +0800472 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
Adam Jacksonf2b115e2009-12-03 17:14:42 -0500473 limit = &intel_limits_pineview_lvds;
Shaohua Li21778322009-02-23 15:19:16 +0800474 else
Adam Jacksonf2b115e2009-12-03 17:14:42 -0500475 limit = &intel_limits_pineview_sdvo;
Chon Ming Leeef9348c2014-04-09 13:28:18 +0300476 } else if (IS_CHERRYVIEW(dev)) {
477 limit = &intel_limits_chv;
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700478 } else if (IS_VALLEYVIEW(dev)) {
Ville Syrjälädc730512013-09-24 21:26:30 +0300479 limit = &intel_limits_vlv;
Chris Wilsona6c45cf2010-09-17 00:32:17 +0100480 } else if (!IS_GEN2(dev)) {
481 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
482 limit = &intel_limits_i9xx_lvds;
483 else
484 limit = &intel_limits_i9xx_sdvo;
Jesse Barnes79e53942008-11-07 14:24:08 -0800485 } else {
486 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
Keith Packarde4b36692009-06-05 19:22:17 -0700487 limit = &intel_limits_i8xx_lvds;
Daniel Vetter5d536e22013-07-06 12:52:06 +0200488 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO))
Keith Packarde4b36692009-06-05 19:22:17 -0700489 limit = &intel_limits_i8xx_dvo;
Daniel Vetter5d536e22013-07-06 12:52:06 +0200490 else
491 limit = &intel_limits_i8xx_dac;
Jesse Barnes79e53942008-11-07 14:24:08 -0800492 }
493 return limit;
494}
495
Adam Jacksonf2b115e2009-12-03 17:14:42 -0500496/* m1 is reserved as 0 in Pineview, n is a ring counter */
497static void pineview_clock(int refclk, intel_clock_t *clock)
Jesse Barnes79e53942008-11-07 14:24:08 -0800498{
Shaohua Li21778322009-02-23 15:19:16 +0800499 clock->m = clock->m2 + 2;
500 clock->p = clock->p1 * clock->p2;
Ville Syrjäläed5ca772013-12-02 19:00:45 +0200501 if (WARN_ON(clock->n == 0 || clock->p == 0))
502 return;
Ville Syrjäläfb03ac02013-10-14 14:50:30 +0300503 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
504 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
Shaohua Li21778322009-02-23 15:19:16 +0800505}
506
Daniel Vetter7429e9d2013-04-20 17:19:46 +0200507static uint32_t i9xx_dpll_compute_m(struct dpll *dpll)
508{
509 return 5 * (dpll->m1 + 2) + (dpll->m2 + 2);
510}
511
Daniel Vetterac58c3f2013-06-01 17:16:17 +0200512static void i9xx_clock(int refclk, intel_clock_t *clock)
Shaohua Li21778322009-02-23 15:19:16 +0800513{
Daniel Vetter7429e9d2013-04-20 17:19:46 +0200514 clock->m = i9xx_dpll_compute_m(clock);
Jesse Barnes79e53942008-11-07 14:24:08 -0800515 clock->p = clock->p1 * clock->p2;
Ville Syrjäläed5ca772013-12-02 19:00:45 +0200516 if (WARN_ON(clock->n + 2 == 0 || clock->p == 0))
517 return;
Ville Syrjäläfb03ac02013-10-14 14:50:30 +0300518 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2);
519 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
Jesse Barnes79e53942008-11-07 14:24:08 -0800520}
521
Chon Ming Leeef9348c2014-04-09 13:28:18 +0300522static void chv_clock(int refclk, intel_clock_t *clock)
523{
524 clock->m = clock->m1 * clock->m2;
525 clock->p = clock->p1 * clock->p2;
526 if (WARN_ON(clock->n == 0 || clock->p == 0))
527 return;
528 clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m,
529 clock->n << 22);
530 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
531}
532
Jesse Barnes7c04d1d2009-02-23 15:36:40 -0800533#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
Jesse Barnes79e53942008-11-07 14:24:08 -0800534/**
535 * Returns whether the given set of divisors are valid for a given refclk with
536 * the given connectors.
537 */
538
Chris Wilson1b894b52010-12-14 20:04:54 +0000539static bool intel_PLL_is_valid(struct drm_device *dev,
540 const intel_limit_t *limit,
541 const intel_clock_t *clock)
Jesse Barnes79e53942008-11-07 14:24:08 -0800542{
Ville Syrjäläf01b7962013-09-27 16:55:49 +0300543 if (clock->n < limit->n.min || limit->n.max < clock->n)
544 INTELPllInvalid("n out of range\n");
Jesse Barnes79e53942008-11-07 14:24:08 -0800545 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
Akshay Joshi0206e352011-08-16 15:34:10 -0400546 INTELPllInvalid("p1 out of range\n");
Jesse Barnes79e53942008-11-07 14:24:08 -0800547 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
Akshay Joshi0206e352011-08-16 15:34:10 -0400548 INTELPllInvalid("m2 out of range\n");
Jesse Barnes79e53942008-11-07 14:24:08 -0800549 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
Akshay Joshi0206e352011-08-16 15:34:10 -0400550 INTELPllInvalid("m1 out of range\n");
Ville Syrjäläf01b7962013-09-27 16:55:49 +0300551
552 if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev))
553 if (clock->m1 <= clock->m2)
554 INTELPllInvalid("m1 <= m2\n");
555
556 if (!IS_VALLEYVIEW(dev)) {
557 if (clock->p < limit->p.min || limit->p.max < clock->p)
558 INTELPllInvalid("p out of range\n");
559 if (clock->m < limit->m.min || limit->m.max < clock->m)
560 INTELPllInvalid("m out of range\n");
561 }
562
Jesse Barnes79e53942008-11-07 14:24:08 -0800563 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
Akshay Joshi0206e352011-08-16 15:34:10 -0400564 INTELPllInvalid("vco out of range\n");
Jesse Barnes79e53942008-11-07 14:24:08 -0800565 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
566 * connector, etc., rather than just a single range.
567 */
568 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
Akshay Joshi0206e352011-08-16 15:34:10 -0400569 INTELPllInvalid("dot out of range\n");
Jesse Barnes79e53942008-11-07 14:24:08 -0800570
571 return true;
572}
573
Ma Lingd4906092009-03-18 20:13:27 +0800574static bool
Daniel Vetteree9300b2013-06-03 22:40:22 +0200575i9xx_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
Sean Paulcec2f352012-01-10 15:09:36 -0800576 int target, int refclk, intel_clock_t *match_clock,
577 intel_clock_t *best_clock)
Jesse Barnes79e53942008-11-07 14:24:08 -0800578{
579 struct drm_device *dev = crtc->dev;
Jesse Barnes79e53942008-11-07 14:24:08 -0800580 intel_clock_t clock;
Jesse Barnes79e53942008-11-07 14:24:08 -0800581 int err = target;
582
Daniel Vettera210b022012-11-26 17:22:08 +0100583 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
Jesse Barnes79e53942008-11-07 14:24:08 -0800584 /*
Daniel Vettera210b022012-11-26 17:22:08 +0100585 * For LVDS just rely on its current settings for dual-channel.
586 * We haven't figured out how to reliably set up different
587 * single/dual channel state, if we even can.
Jesse Barnes79e53942008-11-07 14:24:08 -0800588 */
Daniel Vetter1974cad2012-11-26 17:22:09 +0100589 if (intel_is_dual_link_lvds(dev))
Jesse Barnes79e53942008-11-07 14:24:08 -0800590 clock.p2 = limit->p2.p2_fast;
591 else
592 clock.p2 = limit->p2.p2_slow;
593 } else {
594 if (target < limit->p2.dot_limit)
595 clock.p2 = limit->p2.p2_slow;
596 else
597 clock.p2 = limit->p2.p2_fast;
598 }
599
Akshay Joshi0206e352011-08-16 15:34:10 -0400600 memset(best_clock, 0, sizeof(*best_clock));
Jesse Barnes79e53942008-11-07 14:24:08 -0800601
Zhao Yakui42158662009-11-20 11:24:18 +0800602 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
603 clock.m1++) {
604 for (clock.m2 = limit->m2.min;
605 clock.m2 <= limit->m2.max; clock.m2++) {
Daniel Vetterc0efc382013-06-03 20:56:24 +0200606 if (clock.m2 >= clock.m1)
Zhao Yakui42158662009-11-20 11:24:18 +0800607 break;
608 for (clock.n = limit->n.min;
609 clock.n <= limit->n.max; clock.n++) {
610 for (clock.p1 = limit->p1.min;
611 clock.p1 <= limit->p1.max; clock.p1++) {
Jesse Barnes79e53942008-11-07 14:24:08 -0800612 int this_err;
613
Daniel Vetterac58c3f2013-06-01 17:16:17 +0200614 i9xx_clock(refclk, &clock);
Chris Wilson1b894b52010-12-14 20:04:54 +0000615 if (!intel_PLL_is_valid(dev, limit,
616 &clock))
Jesse Barnes79e53942008-11-07 14:24:08 -0800617 continue;
Sean Paulcec2f352012-01-10 15:09:36 -0800618 if (match_clock &&
619 clock.p != match_clock->p)
620 continue;
Jesse Barnes79e53942008-11-07 14:24:08 -0800621
622 this_err = abs(clock.dot - target);
623 if (this_err < err) {
624 *best_clock = clock;
625 err = this_err;
626 }
627 }
628 }
629 }
630 }
631
632 return (err != target);
633}
634
Ma Lingd4906092009-03-18 20:13:27 +0800635static bool
Daniel Vetteree9300b2013-06-03 22:40:22 +0200636pnv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
637 int target, int refclk, intel_clock_t *match_clock,
638 intel_clock_t *best_clock)
Daniel Vetterac58c3f2013-06-01 17:16:17 +0200639{
640 struct drm_device *dev = crtc->dev;
641 intel_clock_t clock;
642 int err = target;
643
644 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
645 /*
646 * For LVDS just rely on its current settings for dual-channel.
647 * We haven't figured out how to reliably set up different
648 * single/dual channel state, if we even can.
649 */
650 if (intel_is_dual_link_lvds(dev))
651 clock.p2 = limit->p2.p2_fast;
652 else
653 clock.p2 = limit->p2.p2_slow;
654 } else {
655 if (target < limit->p2.dot_limit)
656 clock.p2 = limit->p2.p2_slow;
657 else
658 clock.p2 = limit->p2.p2_fast;
659 }
660
661 memset(best_clock, 0, sizeof(*best_clock));
662
663 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
664 clock.m1++) {
665 for (clock.m2 = limit->m2.min;
666 clock.m2 <= limit->m2.max; clock.m2++) {
Daniel Vetterac58c3f2013-06-01 17:16:17 +0200667 for (clock.n = limit->n.min;
668 clock.n <= limit->n.max; clock.n++) {
669 for (clock.p1 = limit->p1.min;
670 clock.p1 <= limit->p1.max; clock.p1++) {
671 int this_err;
672
673 pineview_clock(refclk, &clock);
Jesse Barnes79e53942008-11-07 14:24:08 -0800674 if (!intel_PLL_is_valid(dev, limit,
675 &clock))
676 continue;
677 if (match_clock &&
678 clock.p != match_clock->p)
679 continue;
680
681 this_err = abs(clock.dot - target);
682 if (this_err < err) {
683 *best_clock = clock;
684 err = this_err;
685 }
686 }
687 }
688 }
689 }
690
691 return (err != target);
692}
693
Ma Lingd4906092009-03-18 20:13:27 +0800694static bool
Daniel Vetteree9300b2013-06-03 22:40:22 +0200695g4x_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
696 int target, int refclk, intel_clock_t *match_clock,
697 intel_clock_t *best_clock)
Ma Lingd4906092009-03-18 20:13:27 +0800698{
699 struct drm_device *dev = crtc->dev;
Ma Lingd4906092009-03-18 20:13:27 +0800700 intel_clock_t clock;
701 int max_n;
702 bool found;
Adam Jackson6ba770d2010-07-02 16:43:30 -0400703 /* approximately equals target * 0.00585 */
704 int err_most = (target >> 8) + (target >> 9);
Ma Lingd4906092009-03-18 20:13:27 +0800705 found = false;
706
707 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
Daniel Vetter1974cad2012-11-26 17:22:09 +0100708 if (intel_is_dual_link_lvds(dev))
Ma Lingd4906092009-03-18 20:13:27 +0800709 clock.p2 = limit->p2.p2_fast;
710 else
711 clock.p2 = limit->p2.p2_slow;
712 } else {
713 if (target < limit->p2.dot_limit)
714 clock.p2 = limit->p2.p2_slow;
715 else
716 clock.p2 = limit->p2.p2_fast;
717 }
718
719 memset(best_clock, 0, sizeof(*best_clock));
720 max_n = limit->n.max;
Gilles Espinassef77f13e2010-03-29 15:41:47 +0200721 /* based on hardware requirement, prefer smaller n to precision */
Ma Lingd4906092009-03-18 20:13:27 +0800722 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
Gilles Espinassef77f13e2010-03-29 15:41:47 +0200723 /* based on hardware requirement, prefere larger m1,m2 */
Ma Lingd4906092009-03-18 20:13:27 +0800724 for (clock.m1 = limit->m1.max;
725 clock.m1 >= limit->m1.min; clock.m1--) {
726 for (clock.m2 = limit->m2.max;
727 clock.m2 >= limit->m2.min; clock.m2--) {
728 for (clock.p1 = limit->p1.max;
729 clock.p1 >= limit->p1.min; clock.p1--) {
730 int this_err;
731
Daniel Vetterac58c3f2013-06-01 17:16:17 +0200732 i9xx_clock(refclk, &clock);
Chris Wilson1b894b52010-12-14 20:04:54 +0000733 if (!intel_PLL_is_valid(dev, limit,
734 &clock))
Ma Lingd4906092009-03-18 20:13:27 +0800735 continue;
Chris Wilson1b894b52010-12-14 20:04:54 +0000736
737 this_err = abs(clock.dot - target);
Ma Lingd4906092009-03-18 20:13:27 +0800738 if (this_err < err_most) {
739 *best_clock = clock;
740 err_most = this_err;
741 max_n = clock.n;
742 found = true;
743 }
744 }
745 }
746 }
747 }
Zhenyu Wang2c072452009-06-05 15:38:42 +0800748 return found;
749}
Ma Lingd4906092009-03-18 20:13:27 +0800750
Zhenyu Wang2c072452009-06-05 15:38:42 +0800751static bool
Daniel Vetteree9300b2013-06-03 22:40:22 +0200752vlv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
753 int target, int refclk, intel_clock_t *match_clock,
754 intel_clock_t *best_clock)
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700755{
Ville Syrjäläf01b7962013-09-27 16:55:49 +0300756 struct drm_device *dev = crtc->dev;
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300757 intel_clock_t clock;
Ville Syrjälä69e4f9002013-09-24 21:26:20 +0300758 unsigned int bestppm = 1000000;
Ville Syrjälä27e639b2013-09-24 21:26:24 +0300759 /* min update 19.2 MHz */
760 int max_n = min(limit->n.max, refclk / 19200);
Ville Syrjälä49e497e2013-09-24 21:26:31 +0300761 bool found = false;
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700762
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300763 target *= 5; /* fast clock */
764
765 memset(best_clock, 0, sizeof(*best_clock));
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700766
767 /* based on hardware requirement, prefer smaller n to precision */
Ville Syrjälä27e639b2013-09-24 21:26:24 +0300768 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
Ville Syrjälä811bbf02013-09-24 21:26:25 +0300769 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
Ville Syrjälä889059d2013-09-24 21:26:27 +0300770 for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow;
Ville Syrjäläc1a9ae42013-09-24 21:26:23 +0300771 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300772 clock.p = clock.p1 * clock.p2;
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700773 /* based on hardware requirement, prefer bigger m1,m2 values */
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300774 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) {
Ville Syrjälä69e4f9002013-09-24 21:26:20 +0300775 unsigned int ppm, diff;
776
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300777 clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n,
778 refclk * clock.m1);
Ville Syrjälä43b0ac52013-09-24 21:26:18 +0300779
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300780 vlv_clock(refclk, &clock);
781
Ville Syrjäläf01b7962013-09-27 16:55:49 +0300782 if (!intel_PLL_is_valid(dev, limit,
783 &clock))
Ville Syrjälä43b0ac52013-09-24 21:26:18 +0300784 continue;
785
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300786 diff = abs(clock.dot - target);
787 ppm = div_u64(1000000ULL * diff, target);
788
789 if (ppm < 100 && clock.p > best_clock->p) {
Ville Syrjälä43b0ac52013-09-24 21:26:18 +0300790 bestppm = 0;
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300791 *best_clock = clock;
Ville Syrjälä49e497e2013-09-24 21:26:31 +0300792 found = true;
Ville Syrjälä43b0ac52013-09-24 21:26:18 +0300793 }
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300794
Ville Syrjäläc6861222013-09-24 21:26:21 +0300795 if (bestppm >= 10 && ppm < bestppm - 10) {
Ville Syrjälä69e4f9002013-09-24 21:26:20 +0300796 bestppm = ppm;
Ville Syrjälä6b4bf1c2013-09-27 16:54:19 +0300797 *best_clock = clock;
Ville Syrjälä49e497e2013-09-24 21:26:31 +0300798 found = true;
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700799 }
800 }
801 }
802 }
803 }
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700804
Ville Syrjälä49e497e2013-09-24 21:26:31 +0300805 return found;
Jesse Barnesa0c4da22012-06-15 11:55:13 -0700806}
Keith Packarda4fc5ed2009-04-07 16:16:42 -0700807
Chon Ming Leeef9348c2014-04-09 13:28:18 +0300808static bool
809chv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
810 int target, int refclk, intel_clock_t *match_clock,
811 intel_clock_t *best_clock)
812{
813 struct drm_device *dev = crtc->dev;
814 intel_clock_t clock;
815 uint64_t m2;
816 int found = false;
817
818 memset(best_clock, 0, sizeof(*best_clock));
819
820 /*
821 * Based on hardware doc, the n always set to 1, and m1 always
822 * set to 2. If requires to support 200Mhz refclk, we need to
823 * revisit this because n may not 1 anymore.
824 */
825 clock.n = 1, clock.m1 = 2;
826 target *= 5; /* fast clock */
827
828 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
829 for (clock.p2 = limit->p2.p2_fast;
830 clock.p2 >= limit->p2.p2_slow;
831 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
832
833 clock.p = clock.p1 * clock.p2;
834
835 m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p *
836 clock.n) << 22, refclk * clock.m1);
837
838 if (m2 > INT_MAX/clock.m1)
839 continue;
840
841 clock.m2 = m2;
842
843 chv_clock(refclk, &clock);
844
845 if (!intel_PLL_is_valid(dev, limit, &clock))
846 continue;
847
848 /* based on hardware requirement, prefer bigger p
849 */
850 if (clock.p > best_clock->p) {
851 *best_clock = clock;
852 found = true;
853 }
854 }
855 }
856
857 return found;
858}
859
Ville Syrjälä20ddf662013-09-04 18:25:25 +0300860bool intel_crtc_active(struct drm_crtc *crtc)
861{
862 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
863
864 /* Be paranoid as we can arrive here with only partial
865 * state retrieved from the hardware during setup.
866 *
Damien Lespiau241bfc32013-09-25 16:45:37 +0100867 * We can ditch the adjusted_mode.crtc_clock check as soon
Ville Syrjälä20ddf662013-09-04 18:25:25 +0300868 * as Haswell has gained clock readout/fastboot support.
869 *
Dave Airlie66e514c2014-04-03 07:51:54 +1000870 * We can ditch the crtc->primary->fb check as soon as we can
Ville Syrjälä20ddf662013-09-04 18:25:25 +0300871 * properly reconstruct framebuffers.
872 */
Matt Roperf4510a22014-04-01 15:22:40 -0700873 return intel_crtc->active && crtc->primary->fb &&
Damien Lespiau241bfc32013-09-25 16:45:37 +0100874 intel_crtc->config.adjusted_mode.crtc_clock;
Ville Syrjälä20ddf662013-09-04 18:25:25 +0300875}
876
Paulo Zanonia5c961d2012-10-24 15:59:34 -0200877enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
878 enum pipe pipe)
879{
880 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
881 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
882
Daniel Vetter3b117c82013-04-17 20:15:07 +0200883 return intel_crtc->config.cpu_transcoder;
Paulo Zanonia5c961d2012-10-24 15:59:34 -0200884}
885
Ville Syrjälä57e22f42013-11-06 13:56:28 -0200886static void g4x_wait_for_vblank(struct drm_device *dev, int pipe)
Paulo Zanonia928d532012-05-04 17:18:15 -0300887{
888 struct drm_i915_private *dev_priv = dev->dev_private;
Ville Syrjälä57e22f42013-11-06 13:56:28 -0200889 u32 frame, frame_reg = PIPE_FRMCOUNT_GM45(pipe);
Paulo Zanonia928d532012-05-04 17:18:15 -0300890
891 frame = I915_READ(frame_reg);
892
893 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
Jesse Barnes93937072014-04-04 16:12:09 -0700894 WARN(1, "vblank wait timed out\n");
Paulo Zanonia928d532012-05-04 17:18:15 -0300895}
896
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700897/**
898 * intel_wait_for_vblank - wait for vblank on a given pipe
899 * @dev: drm device
900 * @pipe: pipe to wait for
901 *
902 * Wait for vblank to occur on a given pipe. Needed for various bits of
903 * mode setting code.
904 */
905void intel_wait_for_vblank(struct drm_device *dev, int pipe)
Jesse Barnes79e53942008-11-07 14:24:08 -0800906{
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700907 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes9db4a9c2011-02-07 12:26:52 -0800908 int pipestat_reg = PIPESTAT(pipe);
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700909
Ville Syrjälä57e22f42013-11-06 13:56:28 -0200910 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) {
911 g4x_wait_for_vblank(dev, pipe);
Paulo Zanonia928d532012-05-04 17:18:15 -0300912 return;
913 }
914
Chris Wilson300387c2010-09-05 20:25:43 +0100915 /* Clear existing vblank status. Note this will clear any other
916 * sticky status fields as well.
917 *
918 * This races with i915_driver_irq_handler() with the result
919 * that either function could miss a vblank event. Here it is not
920 * fatal, as we will either wait upon the next vblank interrupt or
921 * timeout. Generally speaking intel_wait_for_vblank() is only
922 * called during modeset at which time the GPU should be idle and
923 * should *not* be performing page flips and thus not waiting on
924 * vblanks...
925 * Currently, the result of us stealing a vblank from the irq
926 * handler is that a single frame will be skipped during swapbuffers.
927 */
928 I915_WRITE(pipestat_reg,
929 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
930
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700931 /* Wait for vblank interrupt bit to set */
Chris Wilson481b6af2010-08-23 17:43:35 +0100932 if (wait_for(I915_READ(pipestat_reg) &
933 PIPE_VBLANK_INTERRUPT_STATUS,
934 50))
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700935 DRM_DEBUG_KMS("vblank wait timed out\n");
936}
937
Ville Syrjäläfbf49ea2013-10-11 14:21:31 +0300938static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe)
939{
940 struct drm_i915_private *dev_priv = dev->dev_private;
941 u32 reg = PIPEDSL(pipe);
942 u32 line1, line2;
943 u32 line_mask;
944
945 if (IS_GEN2(dev))
946 line_mask = DSL_LINEMASK_GEN2;
947 else
948 line_mask = DSL_LINEMASK_GEN3;
949
950 line1 = I915_READ(reg) & line_mask;
951 mdelay(5);
952 line2 = I915_READ(reg) & line_mask;
953
954 return line1 == line2;
955}
956
Keith Packardab7ad7f2010-10-03 00:33:06 -0700957/*
958 * intel_wait_for_pipe_off - wait for pipe to turn off
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700959 * @dev: drm device
960 * @pipe: pipe to wait for
961 *
962 * After disabling a pipe, we can't wait for vblank in the usual way,
963 * spinning on the vblank interrupt status bit, since we won't actually
964 * see an interrupt when the pipe is disabled.
965 *
Keith Packardab7ad7f2010-10-03 00:33:06 -0700966 * On Gen4 and above:
967 * wait for the pipe register state bit to turn off
968 *
969 * Otherwise:
970 * wait for the display line value to settle (it usually
971 * ends up stopping at the start of the next frame).
Chris Wilson58e10eb2010-10-03 10:56:11 +0100972 *
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700973 */
Chris Wilson58e10eb2010-10-03 10:56:11 +0100974void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700975{
976 struct drm_i915_private *dev_priv = dev->dev_private;
Paulo Zanoni702e7a52012-10-23 18:29:59 -0200977 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
978 pipe);
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700979
Keith Packardab7ad7f2010-10-03 00:33:06 -0700980 if (INTEL_INFO(dev)->gen >= 4) {
Paulo Zanoni702e7a52012-10-23 18:29:59 -0200981 int reg = PIPECONF(cpu_transcoder);
Jesse Barnes9d0498a2010-08-18 13:20:54 -0700982
Keith Packardab7ad7f2010-10-03 00:33:06 -0700983 /* Wait for the Pipe State to go off */
Chris Wilson58e10eb2010-10-03 10:56:11 +0100984 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
985 100))
Daniel Vetter284637d2012-07-09 09:51:57 +0200986 WARN(1, "pipe_off wait timed out\n");
Keith Packardab7ad7f2010-10-03 00:33:06 -0700987 } else {
Keith Packardab7ad7f2010-10-03 00:33:06 -0700988 /* Wait for the display line to settle */
Ville Syrjäläfbf49ea2013-10-11 14:21:31 +0300989 if (wait_for(pipe_dsl_stopped(dev, pipe), 100))
Daniel Vetter284637d2012-07-09 09:51:57 +0200990 WARN(1, "pipe_off wait timed out\n");
Keith Packardab7ad7f2010-10-03 00:33:06 -0700991 }
Jesse Barnes79e53942008-11-07 14:24:08 -0800992}
993
Damien Lespiaub0ea7d32012-12-13 16:09:00 +0000994/*
995 * ibx_digital_port_connected - is the specified port connected?
996 * @dev_priv: i915 private structure
997 * @port: the port to test
998 *
999 * Returns true if @port is connected, false otherwise.
1000 */
1001bool ibx_digital_port_connected(struct drm_i915_private *dev_priv,
1002 struct intel_digital_port *port)
1003{
1004 u32 bit;
1005
Damien Lespiauc36346e2012-12-13 16:09:03 +00001006 if (HAS_PCH_IBX(dev_priv->dev)) {
Robin Schroereba905b2014-05-18 02:24:50 +02001007 switch (port->port) {
Damien Lespiauc36346e2012-12-13 16:09:03 +00001008 case PORT_B:
1009 bit = SDE_PORTB_HOTPLUG;
1010 break;
1011 case PORT_C:
1012 bit = SDE_PORTC_HOTPLUG;
1013 break;
1014 case PORT_D:
1015 bit = SDE_PORTD_HOTPLUG;
1016 break;
1017 default:
1018 return true;
1019 }
1020 } else {
Robin Schroereba905b2014-05-18 02:24:50 +02001021 switch (port->port) {
Damien Lespiauc36346e2012-12-13 16:09:03 +00001022 case PORT_B:
1023 bit = SDE_PORTB_HOTPLUG_CPT;
1024 break;
1025 case PORT_C:
1026 bit = SDE_PORTC_HOTPLUG_CPT;
1027 break;
1028 case PORT_D:
1029 bit = SDE_PORTD_HOTPLUG_CPT;
1030 break;
1031 default:
1032 return true;
1033 }
Damien Lespiaub0ea7d32012-12-13 16:09:00 +00001034 }
1035
1036 return I915_READ(SDEISR) & bit;
1037}
1038
Jesse Barnesb24e7172011-01-04 15:09:30 -08001039static const char *state_string(bool enabled)
1040{
1041 return enabled ? "on" : "off";
1042}
1043
1044/* Only for pre-ILK configs */
Daniel Vetter55607e82013-06-16 21:42:39 +02001045void assert_pll(struct drm_i915_private *dev_priv,
1046 enum pipe pipe, bool state)
Jesse Barnesb24e7172011-01-04 15:09:30 -08001047{
1048 int reg;
1049 u32 val;
1050 bool cur_state;
1051
1052 reg = DPLL(pipe);
1053 val = I915_READ(reg);
1054 cur_state = !!(val & DPLL_VCO_ENABLE);
1055 WARN(cur_state != state,
1056 "PLL state assertion failure (expected %s, current %s)\n",
1057 state_string(state), state_string(cur_state));
1058}
Jesse Barnesb24e7172011-01-04 15:09:30 -08001059
Jani Nikula23538ef2013-08-27 15:12:22 +03001060/* XXX: the dsi pll is shared between MIPI DSI ports */
1061static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state)
1062{
1063 u32 val;
1064 bool cur_state;
1065
1066 mutex_lock(&dev_priv->dpio_lock);
1067 val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);
1068 mutex_unlock(&dev_priv->dpio_lock);
1069
1070 cur_state = val & DSI_PLL_VCO_EN;
1071 WARN(cur_state != state,
1072 "DSI PLL state assertion failure (expected %s, current %s)\n",
1073 state_string(state), state_string(cur_state));
1074}
1075#define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
1076#define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
1077
Daniel Vetter55607e82013-06-16 21:42:39 +02001078struct intel_shared_dpll *
Daniel Vettere2b78262013-06-07 23:10:03 +02001079intel_crtc_to_shared_dpll(struct intel_crtc *crtc)
Jesse Barnes040484a2011-01-03 12:14:26 -08001080{
Daniel Vettere2b78262013-06-07 23:10:03 +02001081 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
1082
Daniel Vettera43f6e02013-06-07 23:10:32 +02001083 if (crtc->config.shared_dpll < 0)
Daniel Vettere2b78262013-06-07 23:10:03 +02001084 return NULL;
1085
Daniel Vettera43f6e02013-06-07 23:10:32 +02001086 return &dev_priv->shared_dplls[crtc->config.shared_dpll];
Daniel Vettere2b78262013-06-07 23:10:03 +02001087}
1088
Jesse Barnesb24e7172011-01-04 15:09:30 -08001089/* For ILK+ */
Daniel Vetter55607e82013-06-16 21:42:39 +02001090void assert_shared_dpll(struct drm_i915_private *dev_priv,
1091 struct intel_shared_dpll *pll,
1092 bool state)
Jesse Barnes040484a2011-01-03 12:14:26 -08001093{
Jesse Barnes040484a2011-01-03 12:14:26 -08001094 bool cur_state;
Daniel Vetter53589012013-06-05 13:34:16 +02001095 struct intel_dpll_hw_state hw_state;
Jesse Barnes040484a2011-01-03 12:14:26 -08001096
Chris Wilson92b27b02012-05-20 18:10:50 +01001097 if (WARN (!pll,
Daniel Vetter46edb022013-06-05 13:34:12 +02001098 "asserting DPLL %s with no DPLL\n", state_string(state)))
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001099 return;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001100
Daniel Vetter53589012013-06-05 13:34:16 +02001101 cur_state = pll->get_hw_state(dev_priv, pll, &hw_state);
Chris Wilson92b27b02012-05-20 18:10:50 +01001102 WARN(cur_state != state,
Daniel Vetter53589012013-06-05 13:34:16 +02001103 "%s assertion failure (expected %s, current %s)\n",
1104 pll->name, state_string(state), state_string(cur_state));
Jesse Barnes040484a2011-01-03 12:14:26 -08001105}
Jesse Barnes040484a2011-01-03 12:14:26 -08001106
1107static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1108 enum pipe pipe, bool state)
1109{
1110 int reg;
1111 u32 val;
1112 bool cur_state;
Paulo Zanoniad80a812012-10-24 16:06:19 -02001113 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1114 pipe);
Jesse Barnes040484a2011-01-03 12:14:26 -08001115
Paulo Zanoniaffa9352012-11-23 15:30:39 -02001116 if (HAS_DDI(dev_priv->dev)) {
1117 /* DDI does not have a specific FDI_TX register */
Paulo Zanoniad80a812012-10-24 16:06:19 -02001118 reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
Eugeni Dodonovbf507ef2012-05-09 15:37:18 -03001119 val = I915_READ(reg);
Paulo Zanoniad80a812012-10-24 16:06:19 -02001120 cur_state = !!(val & TRANS_DDI_FUNC_ENABLE);
Eugeni Dodonovbf507ef2012-05-09 15:37:18 -03001121 } else {
1122 reg = FDI_TX_CTL(pipe);
1123 val = I915_READ(reg);
1124 cur_state = !!(val & FDI_TX_ENABLE);
1125 }
Jesse Barnes040484a2011-01-03 12:14:26 -08001126 WARN(cur_state != state,
1127 "FDI TX state assertion failure (expected %s, current %s)\n",
1128 state_string(state), state_string(cur_state));
1129}
1130#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1131#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1132
1133static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1134 enum pipe pipe, bool state)
1135{
1136 int reg;
1137 u32 val;
1138 bool cur_state;
1139
Paulo Zanonid63fa0d2012-11-20 13:27:35 -02001140 reg = FDI_RX_CTL(pipe);
1141 val = I915_READ(reg);
1142 cur_state = !!(val & FDI_RX_ENABLE);
Jesse Barnes040484a2011-01-03 12:14:26 -08001143 WARN(cur_state != state,
1144 "FDI RX state assertion failure (expected %s, current %s)\n",
1145 state_string(state), state_string(cur_state));
1146}
1147#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1148#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1149
1150static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1151 enum pipe pipe)
1152{
1153 int reg;
1154 u32 val;
1155
1156 /* ILK FDI PLL is always enabled */
Damien Lespiau3d13ef22014-02-07 19:12:47 +00001157 if (INTEL_INFO(dev_priv->dev)->gen == 5)
Jesse Barnes040484a2011-01-03 12:14:26 -08001158 return;
1159
Eugeni Dodonovbf507ef2012-05-09 15:37:18 -03001160 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
Paulo Zanoniaffa9352012-11-23 15:30:39 -02001161 if (HAS_DDI(dev_priv->dev))
Eugeni Dodonovbf507ef2012-05-09 15:37:18 -03001162 return;
1163
Jesse Barnes040484a2011-01-03 12:14:26 -08001164 reg = FDI_TX_CTL(pipe);
1165 val = I915_READ(reg);
1166 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1167}
1168
Daniel Vetter55607e82013-06-16 21:42:39 +02001169void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,
1170 enum pipe pipe, bool state)
Jesse Barnes040484a2011-01-03 12:14:26 -08001171{
1172 int reg;
1173 u32 val;
Daniel Vetter55607e82013-06-16 21:42:39 +02001174 bool cur_state;
Jesse Barnes040484a2011-01-03 12:14:26 -08001175
1176 reg = FDI_RX_CTL(pipe);
1177 val = I915_READ(reg);
Daniel Vetter55607e82013-06-16 21:42:39 +02001178 cur_state = !!(val & FDI_RX_PLL_ENABLE);
1179 WARN(cur_state != state,
1180 "FDI RX PLL assertion failure (expected %s, current %s)\n",
1181 state_string(state), state_string(cur_state));
Jesse Barnes040484a2011-01-03 12:14:26 -08001182}
1183
Jesse Barnesea0760c2011-01-04 15:09:32 -08001184static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1185 enum pipe pipe)
1186{
1187 int pp_reg, lvds_reg;
1188 u32 val;
1189 enum pipe panel_pipe = PIPE_A;
Thomas Jarosch0de3b482011-08-25 15:37:45 +02001190 bool locked = true;
Jesse Barnesea0760c2011-01-04 15:09:32 -08001191
1192 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1193 pp_reg = PCH_PP_CONTROL;
1194 lvds_reg = PCH_LVDS;
1195 } else {
1196 pp_reg = PP_CONTROL;
1197 lvds_reg = LVDS;
1198 }
1199
1200 val = I915_READ(pp_reg);
1201 if (!(val & PANEL_POWER_ON) ||
1202 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1203 locked = false;
1204
1205 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1206 panel_pipe = PIPE_B;
1207
1208 WARN(panel_pipe == pipe && locked,
1209 "panel assertion failure, pipe %c regs locked\n",
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001210 pipe_name(pipe));
Jesse Barnesea0760c2011-01-04 15:09:32 -08001211}
1212
Jani Nikula93ce0ba2013-09-13 11:03:08 +03001213static void assert_cursor(struct drm_i915_private *dev_priv,
1214 enum pipe pipe, bool state)
1215{
1216 struct drm_device *dev = dev_priv->dev;
1217 bool cur_state;
1218
Paulo Zanonid9d82082014-02-27 16:30:56 -03001219 if (IS_845G(dev) || IS_I865G(dev))
Jani Nikula93ce0ba2013-09-13 11:03:08 +03001220 cur_state = I915_READ(_CURACNTR) & CURSOR_ENABLE;
Paulo Zanonid9d82082014-02-27 16:30:56 -03001221 else
Ville Syrjälä5efb3e22014-04-09 13:28:53 +03001222 cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE;
Jani Nikula93ce0ba2013-09-13 11:03:08 +03001223
1224 WARN(cur_state != state,
1225 "cursor on pipe %c assertion failure (expected %s, current %s)\n",
1226 pipe_name(pipe), state_string(state), state_string(cur_state));
1227}
1228#define assert_cursor_enabled(d, p) assert_cursor(d, p, true)
1229#define assert_cursor_disabled(d, p) assert_cursor(d, p, false)
1230
Jesse Barnesb840d907f2011-12-13 13:19:38 -08001231void assert_pipe(struct drm_i915_private *dev_priv,
1232 enum pipe pipe, bool state)
Jesse Barnesb24e7172011-01-04 15:09:30 -08001233{
1234 int reg;
1235 u32 val;
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001236 bool cur_state;
Paulo Zanoni702e7a52012-10-23 18:29:59 -02001237 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1238 pipe);
Jesse Barnesb24e7172011-01-04 15:09:30 -08001239
Daniel Vetter8e636782012-01-22 01:36:48 +01001240 /* if we need the pipe A quirk it must be always on */
1241 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1242 state = true;
1243
Imre Deakda7e29b2014-02-18 00:02:02 +02001244 if (!intel_display_power_enabled(dev_priv,
Paulo Zanonib97186f2013-05-03 12:15:36 -03001245 POWER_DOMAIN_TRANSCODER(cpu_transcoder))) {
Paulo Zanoni69310162013-01-29 16:35:19 -02001246 cur_state = false;
1247 } else {
1248 reg = PIPECONF(cpu_transcoder);
1249 val = I915_READ(reg);
1250 cur_state = !!(val & PIPECONF_ENABLE);
1251 }
1252
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001253 WARN(cur_state != state,
1254 "pipe %c assertion failure (expected %s, current %s)\n",
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001255 pipe_name(pipe), state_string(state), state_string(cur_state));
Jesse Barnesb24e7172011-01-04 15:09:30 -08001256}
1257
Chris Wilson931872f2012-01-16 23:01:13 +00001258static void assert_plane(struct drm_i915_private *dev_priv,
1259 enum plane plane, bool state)
Jesse Barnesb24e7172011-01-04 15:09:30 -08001260{
1261 int reg;
1262 u32 val;
Chris Wilson931872f2012-01-16 23:01:13 +00001263 bool cur_state;
Jesse Barnesb24e7172011-01-04 15:09:30 -08001264
1265 reg = DSPCNTR(plane);
1266 val = I915_READ(reg);
Chris Wilson931872f2012-01-16 23:01:13 +00001267 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1268 WARN(cur_state != state,
1269 "plane %c assertion failure (expected %s, current %s)\n",
1270 plane_name(plane), state_string(state), state_string(cur_state));
Jesse Barnesb24e7172011-01-04 15:09:30 -08001271}
1272
Chris Wilson931872f2012-01-16 23:01:13 +00001273#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1274#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1275
Jesse Barnesb24e7172011-01-04 15:09:30 -08001276static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1277 enum pipe pipe)
1278{
Ville Syrjälä653e1022013-06-04 13:49:05 +03001279 struct drm_device *dev = dev_priv->dev;
Jesse Barnesb24e7172011-01-04 15:09:30 -08001280 int reg, i;
1281 u32 val;
1282 int cur_pipe;
1283
Ville Syrjälä653e1022013-06-04 13:49:05 +03001284 /* Primary planes are fixed to pipes on gen4+ */
1285 if (INTEL_INFO(dev)->gen >= 4) {
Adam Jackson28c057942011-10-07 14:38:42 -04001286 reg = DSPCNTR(pipe);
1287 val = I915_READ(reg);
Damien Lespiau83f26f12014-03-17 17:59:48 +00001288 WARN(val & DISPLAY_PLANE_ENABLE,
Adam Jackson28c057942011-10-07 14:38:42 -04001289 "plane %c assertion failure, should be disabled but not\n",
1290 plane_name(pipe));
Jesse Barnes19ec1352011-02-02 12:28:02 -08001291 return;
Adam Jackson28c057942011-10-07 14:38:42 -04001292 }
Jesse Barnes19ec1352011-02-02 12:28:02 -08001293
Jesse Barnesb24e7172011-01-04 15:09:30 -08001294 /* Need to check both planes against the pipe */
Damien Lespiau08e2a7d2013-07-11 20:10:54 +01001295 for_each_pipe(i) {
Jesse Barnesb24e7172011-01-04 15:09:30 -08001296 reg = DSPCNTR(i);
1297 val = I915_READ(reg);
1298 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1299 DISPPLANE_SEL_PIPE_SHIFT;
1300 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001301 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1302 plane_name(i), pipe_name(pipe));
Jesse Barnesb24e7172011-01-04 15:09:30 -08001303 }
1304}
1305
Jesse Barnes19332d72013-03-28 09:55:38 -07001306static void assert_sprites_disabled(struct drm_i915_private *dev_priv,
1307 enum pipe pipe)
1308{
Ville Syrjälä20674ee2013-06-04 13:49:06 +03001309 struct drm_device *dev = dev_priv->dev;
Damien Lespiau1fe47782014-03-03 17:31:47 +00001310 int reg, sprite;
Jesse Barnes19332d72013-03-28 09:55:38 -07001311 u32 val;
1312
Ville Syrjälä20674ee2013-06-04 13:49:06 +03001313 if (IS_VALLEYVIEW(dev)) {
Damien Lespiau1fe47782014-03-03 17:31:47 +00001314 for_each_sprite(pipe, sprite) {
1315 reg = SPCNTR(pipe, sprite);
Ville Syrjälä20674ee2013-06-04 13:49:06 +03001316 val = I915_READ(reg);
Damien Lespiau83f26f12014-03-17 17:59:48 +00001317 WARN(val & SP_ENABLE,
Ville Syrjälä20674ee2013-06-04 13:49:06 +03001318 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
Damien Lespiau1fe47782014-03-03 17:31:47 +00001319 sprite_name(pipe, sprite), pipe_name(pipe));
Ville Syrjälä20674ee2013-06-04 13:49:06 +03001320 }
1321 } else if (INTEL_INFO(dev)->gen >= 7) {
1322 reg = SPRCTL(pipe);
Jesse Barnes19332d72013-03-28 09:55:38 -07001323 val = I915_READ(reg);
Damien Lespiau83f26f12014-03-17 17:59:48 +00001324 WARN(val & SPRITE_ENABLE,
Ville Syrjälä06da8da2013-04-17 17:48:51 +03001325 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
Ville Syrjälä20674ee2013-06-04 13:49:06 +03001326 plane_name(pipe), pipe_name(pipe));
1327 } else if (INTEL_INFO(dev)->gen >= 5) {
1328 reg = DVSCNTR(pipe);
1329 val = I915_READ(reg);
Damien Lespiau83f26f12014-03-17 17:59:48 +00001330 WARN(val & DVS_ENABLE,
Ville Syrjälä20674ee2013-06-04 13:49:06 +03001331 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1332 plane_name(pipe), pipe_name(pipe));
Jesse Barnes19332d72013-03-28 09:55:38 -07001333 }
1334}
1335
Paulo Zanoni89eff4b2014-01-08 11:12:28 -02001336static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
Jesse Barnes92f25842011-01-04 15:09:34 -08001337{
1338 u32 val;
1339 bool enabled;
1340
Paulo Zanoni89eff4b2014-01-08 11:12:28 -02001341 WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev)));
Eugeni Dodonov9d82aa12012-05-09 15:37:17 -03001342
Jesse Barnes92f25842011-01-04 15:09:34 -08001343 val = I915_READ(PCH_DREF_CONTROL);
1344 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1345 DREF_SUPERSPREAD_SOURCE_MASK));
1346 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1347}
1348
Daniel Vetterab9412b2013-05-03 11:49:46 +02001349static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv,
1350 enum pipe pipe)
Jesse Barnes92f25842011-01-04 15:09:34 -08001351{
1352 int reg;
1353 u32 val;
1354 bool enabled;
1355
Daniel Vetterab9412b2013-05-03 11:49:46 +02001356 reg = PCH_TRANSCONF(pipe);
Jesse Barnes92f25842011-01-04 15:09:34 -08001357 val = I915_READ(reg);
1358 enabled = !!(val & TRANS_ENABLE);
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001359 WARN(enabled,
1360 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1361 pipe_name(pipe));
Jesse Barnes92f25842011-01-04 15:09:34 -08001362}
1363
Keith Packard4e634382011-08-06 10:39:45 -07001364static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1365 enum pipe pipe, u32 port_sel, u32 val)
Keith Packardf0575e92011-07-25 22:12:43 -07001366{
1367 if ((val & DP_PORT_EN) == 0)
1368 return false;
1369
1370 if (HAS_PCH_CPT(dev_priv->dev)) {
1371 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1372 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1373 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1374 return false;
Chon Ming Lee44f37d12014-04-09 13:28:21 +03001375 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1376 if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe))
1377 return false;
Keith Packardf0575e92011-07-25 22:12:43 -07001378 } else {
1379 if ((val & DP_PIPE_MASK) != (pipe << 30))
1380 return false;
1381 }
1382 return true;
1383}
1384
Keith Packard1519b992011-08-06 10:35:34 -07001385static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1386 enum pipe pipe, u32 val)
1387{
Paulo Zanonidc0fa712013-02-19 16:21:46 -03001388 if ((val & SDVO_ENABLE) == 0)
Keith Packard1519b992011-08-06 10:35:34 -07001389 return false;
1390
1391 if (HAS_PCH_CPT(dev_priv->dev)) {
Paulo Zanonidc0fa712013-02-19 16:21:46 -03001392 if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe))
Keith Packard1519b992011-08-06 10:35:34 -07001393 return false;
Chon Ming Lee44f37d12014-04-09 13:28:21 +03001394 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1395 if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe))
1396 return false;
Keith Packard1519b992011-08-06 10:35:34 -07001397 } else {
Paulo Zanonidc0fa712013-02-19 16:21:46 -03001398 if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe))
Keith Packard1519b992011-08-06 10:35:34 -07001399 return false;
1400 }
1401 return true;
1402}
1403
1404static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1405 enum pipe pipe, u32 val)
1406{
1407 if ((val & LVDS_PORT_EN) == 0)
1408 return false;
1409
1410 if (HAS_PCH_CPT(dev_priv->dev)) {
1411 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1412 return false;
1413 } else {
1414 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1415 return false;
1416 }
1417 return true;
1418}
1419
1420static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1421 enum pipe pipe, u32 val)
1422{
1423 if ((val & ADPA_DAC_ENABLE) == 0)
1424 return false;
1425 if (HAS_PCH_CPT(dev_priv->dev)) {
1426 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1427 return false;
1428 } else {
1429 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1430 return false;
1431 }
1432 return true;
1433}
1434
Jesse Barnes291906f2011-02-02 12:28:03 -08001435static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
Keith Packardf0575e92011-07-25 22:12:43 -07001436 enum pipe pipe, int reg, u32 port_sel)
Jesse Barnes291906f2011-02-02 12:28:03 -08001437{
Jesse Barnes47a05ec2011-02-07 13:46:40 -08001438 u32 val = I915_READ(reg);
Keith Packard4e634382011-08-06 10:39:45 -07001439 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
Jesse Barnes291906f2011-02-02 12:28:03 -08001440 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001441 reg, pipe_name(pipe));
Daniel Vetterde9a35a2012-06-05 11:03:40 +02001442
Daniel Vetter75c5da22012-09-10 21:58:29 +02001443 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
1444 && (val & DP_PIPEB_SELECT),
Daniel Vetterde9a35a2012-06-05 11:03:40 +02001445 "IBX PCH dp port still using transcoder B\n");
Jesse Barnes291906f2011-02-02 12:28:03 -08001446}
1447
1448static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1449 enum pipe pipe, int reg)
1450{
Jesse Barnes47a05ec2011-02-07 13:46:40 -08001451 u32 val = I915_READ(reg);
Xu, Anhuab70ad582012-08-13 03:08:33 +00001452 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
Adam Jackson23c99e72011-10-07 14:38:43 -04001453 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001454 reg, pipe_name(pipe));
Daniel Vetterde9a35a2012-06-05 11:03:40 +02001455
Paulo Zanonidc0fa712013-02-19 16:21:46 -03001456 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0
Daniel Vetter75c5da22012-09-10 21:58:29 +02001457 && (val & SDVO_PIPE_B_SELECT),
Daniel Vetterde9a35a2012-06-05 11:03:40 +02001458 "IBX PCH hdmi port still using transcoder B\n");
Jesse Barnes291906f2011-02-02 12:28:03 -08001459}
1460
1461static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1462 enum pipe pipe)
1463{
1464 int reg;
1465 u32 val;
Jesse Barnes291906f2011-02-02 12:28:03 -08001466
Keith Packardf0575e92011-07-25 22:12:43 -07001467 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1468 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1469 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
Jesse Barnes291906f2011-02-02 12:28:03 -08001470
1471 reg = PCH_ADPA;
1472 val = I915_READ(reg);
Xu, Anhuab70ad582012-08-13 03:08:33 +00001473 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
Jesse Barnes291906f2011-02-02 12:28:03 -08001474 "PCH VGA enabled on transcoder %c, should be disabled\n",
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001475 pipe_name(pipe));
Jesse Barnes291906f2011-02-02 12:28:03 -08001476
1477 reg = PCH_LVDS;
1478 val = I915_READ(reg);
Xu, Anhuab70ad582012-08-13 03:08:33 +00001479 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
Jesse Barnes291906f2011-02-02 12:28:03 -08001480 "PCH LVDS enabled on transcoder %c, should be disabled\n",
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08001481 pipe_name(pipe));
Jesse Barnes291906f2011-02-02 12:28:03 -08001482
Paulo Zanonie2debe92013-02-18 19:00:27 -03001483 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB);
1484 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC);
1485 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID);
Jesse Barnes291906f2011-02-02 12:28:03 -08001486}
1487
Jesse Barnes40e9cf62013-10-03 11:35:46 -07001488static void intel_init_dpio(struct drm_device *dev)
1489{
1490 struct drm_i915_private *dev_priv = dev->dev_private;
1491
1492 if (!IS_VALLEYVIEW(dev))
1493 return;
1494
Chon Ming Leea09cadd2014-04-09 13:28:14 +03001495 /*
1496 * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C),
1497 * CHV x1 PHY (DP/HDMI D)
1498 * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C)
1499 */
1500 if (IS_CHERRYVIEW(dev)) {
1501 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2;
1502 DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO;
1503 } else {
1504 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO;
1505 }
Jesse Barnes5382f5f352013-12-16 16:34:24 -08001506}
1507
1508static void intel_reset_dpio(struct drm_device *dev)
1509{
1510 struct drm_i915_private *dev_priv = dev->dev_private;
1511
Chon Ming Lee076ed3b2014-04-09 13:28:17 +03001512 if (IS_CHERRYVIEW(dev)) {
1513 enum dpio_phy phy;
1514 u32 val;
1515
1516 for (phy = DPIO_PHY0; phy < I915_NUM_PHYS_VLV; phy++) {
1517 /* Poll for phypwrgood signal */
1518 if (wait_for(I915_READ(DISPLAY_PHY_STATUS) &
1519 PHY_POWERGOOD(phy), 1))
1520 DRM_ERROR("Display PHY %d is not power up\n", phy);
1521
1522 /*
1523 * Deassert common lane reset for PHY.
1524 *
1525 * This should only be done on init and resume from S3
1526 * with both PLLs disabled, or we risk losing DPIO and
1527 * PLL synchronization.
1528 */
1529 val = I915_READ(DISPLAY_PHY_CONTROL);
1530 I915_WRITE(DISPLAY_PHY_CONTROL,
1531 PHY_COM_LANE_RESET_DEASSERT(phy, val));
1532 }
Chon Ming Lee076ed3b2014-04-09 13:28:17 +03001533 }
Jesse Barnes40e9cf62013-10-03 11:35:46 -07001534}
1535
Daniel Vetter426115c2013-07-11 22:13:42 +02001536static void vlv_enable_pll(struct intel_crtc *crtc)
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001537{
Daniel Vetter426115c2013-07-11 22:13:42 +02001538 struct drm_device *dev = crtc->base.dev;
1539 struct drm_i915_private *dev_priv = dev->dev_private;
1540 int reg = DPLL(crtc->pipe);
1541 u32 dpll = crtc->config.dpll_hw_state.dpll;
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001542
Daniel Vetter426115c2013-07-11 22:13:42 +02001543 assert_pipe_disabled(dev_priv, crtc->pipe);
Daniel Vetter58c6eaa2013-04-11 16:29:09 +02001544
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001545 /* No really, not for ILK+ */
Daniel Vetter87442f72013-06-06 00:52:17 +02001546 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev));
1547
1548 /* PLL is protected by panel, make sure we can write it */
1549 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
Daniel Vetter426115c2013-07-11 22:13:42 +02001550 assert_panel_unlocked(dev_priv, crtc->pipe);
Daniel Vetter87442f72013-06-06 00:52:17 +02001551
Daniel Vetter426115c2013-07-11 22:13:42 +02001552 I915_WRITE(reg, dpll);
1553 POSTING_READ(reg);
1554 udelay(150);
1555
1556 if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
1557 DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe);
1558
1559 I915_WRITE(DPLL_MD(crtc->pipe), crtc->config.dpll_hw_state.dpll_md);
1560 POSTING_READ(DPLL_MD(crtc->pipe));
Daniel Vetter87442f72013-06-06 00:52:17 +02001561
1562 /* We do this three times for luck */
Daniel Vetter426115c2013-07-11 22:13:42 +02001563 I915_WRITE(reg, dpll);
Daniel Vetter87442f72013-06-06 00:52:17 +02001564 POSTING_READ(reg);
1565 udelay(150); /* wait for warmup */
Daniel Vetter426115c2013-07-11 22:13:42 +02001566 I915_WRITE(reg, dpll);
Daniel Vetter87442f72013-06-06 00:52:17 +02001567 POSTING_READ(reg);
1568 udelay(150); /* wait for warmup */
Daniel Vetter426115c2013-07-11 22:13:42 +02001569 I915_WRITE(reg, dpll);
Daniel Vetter87442f72013-06-06 00:52:17 +02001570 POSTING_READ(reg);
1571 udelay(150); /* wait for warmup */
1572}
1573
Chon Ming Lee9d556c92014-05-02 14:27:47 +03001574static void chv_enable_pll(struct intel_crtc *crtc)
1575{
1576 struct drm_device *dev = crtc->base.dev;
1577 struct drm_i915_private *dev_priv = dev->dev_private;
1578 int pipe = crtc->pipe;
1579 enum dpio_channel port = vlv_pipe_to_channel(pipe);
Chon Ming Lee9d556c92014-05-02 14:27:47 +03001580 u32 tmp;
1581
1582 assert_pipe_disabled(dev_priv, crtc->pipe);
1583
1584 BUG_ON(!IS_CHERRYVIEW(dev_priv->dev));
1585
1586 mutex_lock(&dev_priv->dpio_lock);
1587
1588 /* Enable back the 10bit clock to display controller */
1589 tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1590 tmp |= DPIO_DCLKP_EN;
1591 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp);
1592
1593 /*
1594 * Need to wait > 100ns between dclkp clock enable bit and PLL enable.
1595 */
1596 udelay(1);
1597
1598 /* Enable PLL */
Ville Syrjäläa11b0702014-04-09 13:28:57 +03001599 I915_WRITE(DPLL(pipe), crtc->config.dpll_hw_state.dpll);
Chon Ming Lee9d556c92014-05-02 14:27:47 +03001600
1601 /* Check PLL is locked */
Ville Syrjäläa11b0702014-04-09 13:28:57 +03001602 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
Chon Ming Lee9d556c92014-05-02 14:27:47 +03001603 DRM_ERROR("PLL %d failed to lock\n", pipe);
1604
Ville Syrjäläa11b0702014-04-09 13:28:57 +03001605 /* not sure when this should be written */
1606 I915_WRITE(DPLL_MD(pipe), crtc->config.dpll_hw_state.dpll_md);
1607 POSTING_READ(DPLL_MD(pipe));
1608
Chon Ming Lee9d556c92014-05-02 14:27:47 +03001609 mutex_unlock(&dev_priv->dpio_lock);
1610}
1611
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001612static void i9xx_enable_pll(struct intel_crtc *crtc)
Daniel Vetter87442f72013-06-06 00:52:17 +02001613{
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001614 struct drm_device *dev = crtc->base.dev;
1615 struct drm_i915_private *dev_priv = dev->dev_private;
1616 int reg = DPLL(crtc->pipe);
1617 u32 dpll = crtc->config.dpll_hw_state.dpll;
Daniel Vetter87442f72013-06-06 00:52:17 +02001618
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001619 assert_pipe_disabled(dev_priv, crtc->pipe);
Daniel Vetter87442f72013-06-06 00:52:17 +02001620
1621 /* No really, not for ILK+ */
Damien Lespiau3d13ef22014-02-07 19:12:47 +00001622 BUG_ON(INTEL_INFO(dev)->gen >= 5);
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001623
1624 /* PLL is protected by panel, make sure we can write it */
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001625 if (IS_MOBILE(dev) && !IS_I830(dev))
1626 assert_panel_unlocked(dev_priv, crtc->pipe);
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001627
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001628 I915_WRITE(reg, dpll);
1629
1630 /* Wait for the clocks to stabilize. */
1631 POSTING_READ(reg);
1632 udelay(150);
1633
1634 if (INTEL_INFO(dev)->gen >= 4) {
1635 I915_WRITE(DPLL_MD(crtc->pipe),
1636 crtc->config.dpll_hw_state.dpll_md);
1637 } else {
1638 /* The pixel multiplier can only be updated once the
1639 * DPLL is enabled and the clocks are stable.
1640 *
1641 * So write it again.
1642 */
1643 I915_WRITE(reg, dpll);
1644 }
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001645
1646 /* We do this three times for luck */
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001647 I915_WRITE(reg, dpll);
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001648 POSTING_READ(reg);
1649 udelay(150); /* wait for warmup */
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001650 I915_WRITE(reg, dpll);
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001651 POSTING_READ(reg);
1652 udelay(150); /* wait for warmup */
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02001653 I915_WRITE(reg, dpll);
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001654 POSTING_READ(reg);
1655 udelay(150); /* wait for warmup */
1656}
1657
1658/**
Daniel Vetter50b44a42013-06-05 13:34:33 +02001659 * i9xx_disable_pll - disable a PLL
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001660 * @dev_priv: i915 private structure
1661 * @pipe: pipe PLL to disable
1662 *
1663 * Disable the PLL for @pipe, making sure the pipe is off first.
1664 *
1665 * Note! This is for pre-ILK only.
1666 */
Daniel Vetter50b44a42013-06-05 13:34:33 +02001667static void i9xx_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001668{
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001669 /* Don't disable pipe A or pipe A PLLs if needed */
1670 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1671 return;
1672
1673 /* Make sure the pipe isn't still relying on us */
1674 assert_pipe_disabled(dev_priv, pipe);
1675
Daniel Vetter50b44a42013-06-05 13:34:33 +02001676 I915_WRITE(DPLL(pipe), 0);
1677 POSTING_READ(DPLL(pipe));
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001678}
1679
Jesse Barnesf6071162013-10-01 10:41:38 -07001680static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1681{
1682 u32 val = 0;
1683
1684 /* Make sure the pipe isn't still relying on us */
1685 assert_pipe_disabled(dev_priv, pipe);
1686
Imre Deake5cbfbf2014-01-09 17:08:16 +02001687 /*
1688 * Leave integrated clock source and reference clock enabled for pipe B.
1689 * The latter is needed for VGA hotplug / manual detection.
1690 */
Jesse Barnesf6071162013-10-01 10:41:38 -07001691 if (pipe == PIPE_B)
Imre Deake5cbfbf2014-01-09 17:08:16 +02001692 val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REFA_CLK_ENABLE_VLV;
Jesse Barnesf6071162013-10-01 10:41:38 -07001693 I915_WRITE(DPLL(pipe), val);
1694 POSTING_READ(DPLL(pipe));
Chon Ming Lee076ed3b2014-04-09 13:28:17 +03001695
1696}
1697
1698static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1699{
Ville Syrjäläd7520482014-04-09 13:28:59 +03001700 enum dpio_channel port = vlv_pipe_to_channel(pipe);
Chon Ming Lee076ed3b2014-04-09 13:28:17 +03001701 u32 val;
1702
Ville Syrjäläa11b0702014-04-09 13:28:57 +03001703 /* Make sure the pipe isn't still relying on us */
1704 assert_pipe_disabled(dev_priv, pipe);
Chon Ming Lee076ed3b2014-04-09 13:28:17 +03001705
Ville Syrjäläa11b0702014-04-09 13:28:57 +03001706 /* Set PLL en = 0 */
1707 val = DPLL_SSC_REF_CLOCK_CHV;
1708 if (pipe != PIPE_A)
1709 val |= DPLL_INTEGRATED_CRI_CLK_VLV;
1710 I915_WRITE(DPLL(pipe), val);
1711 POSTING_READ(DPLL(pipe));
Ville Syrjäläd7520482014-04-09 13:28:59 +03001712
1713 mutex_lock(&dev_priv->dpio_lock);
1714
1715 /* Disable 10bit clock to display controller */
1716 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1717 val &= ~DPIO_DCLKP_EN;
1718 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val);
1719
Ville Syrjälä61407f62014-05-27 16:32:55 +03001720 /* disable left/right clock distribution */
1721 if (pipe != PIPE_B) {
1722 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0);
1723 val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK);
1724 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val);
1725 } else {
1726 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1);
1727 val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK);
1728 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val);
1729 }
1730
Ville Syrjäläd7520482014-04-09 13:28:59 +03001731 mutex_unlock(&dev_priv->dpio_lock);
Jesse Barnesf6071162013-10-01 10:41:38 -07001732}
1733
Chon Ming Leee4607fc2013-11-06 14:36:35 +08001734void vlv_wait_port_ready(struct drm_i915_private *dev_priv,
1735 struct intel_digital_port *dport)
Jesse Barnes89b667f2013-04-18 14:51:36 -07001736{
1737 u32 port_mask;
Chon Ming Lee00fc31b2014-04-09 13:28:15 +03001738 int dpll_reg;
Jesse Barnes89b667f2013-04-18 14:51:36 -07001739
Chon Ming Leee4607fc2013-11-06 14:36:35 +08001740 switch (dport->port) {
1741 case PORT_B:
Jesse Barnes89b667f2013-04-18 14:51:36 -07001742 port_mask = DPLL_PORTB_READY_MASK;
Chon Ming Lee00fc31b2014-04-09 13:28:15 +03001743 dpll_reg = DPLL(0);
Chon Ming Leee4607fc2013-11-06 14:36:35 +08001744 break;
1745 case PORT_C:
Jesse Barnes89b667f2013-04-18 14:51:36 -07001746 port_mask = DPLL_PORTC_READY_MASK;
Chon Ming Lee00fc31b2014-04-09 13:28:15 +03001747 dpll_reg = DPLL(0);
1748 break;
1749 case PORT_D:
1750 port_mask = DPLL_PORTD_READY_MASK;
1751 dpll_reg = DPIO_PHY_STATUS;
Chon Ming Leee4607fc2013-11-06 14:36:35 +08001752 break;
1753 default:
1754 BUG();
1755 }
Jesse Barnes89b667f2013-04-18 14:51:36 -07001756
Chon Ming Lee00fc31b2014-04-09 13:28:15 +03001757 if (wait_for((I915_READ(dpll_reg) & port_mask) == 0, 1000))
Jesse Barnes89b667f2013-04-18 14:51:36 -07001758 WARN(1, "timed out waiting for port %c ready: 0x%08x\n",
Chon Ming Lee00fc31b2014-04-09 13:28:15 +03001759 port_name(dport->port), I915_READ(dpll_reg));
Jesse Barnes89b667f2013-04-18 14:51:36 -07001760}
1761
Daniel Vetterb14b1052014-04-24 23:55:13 +02001762static void intel_prepare_shared_dpll(struct intel_crtc *crtc)
1763{
1764 struct drm_device *dev = crtc->base.dev;
1765 struct drm_i915_private *dev_priv = dev->dev_private;
1766 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1767
Chris Wilsonbe19f0f2014-05-28 16:16:42 +01001768 if (WARN_ON(pll == NULL))
1769 return;
1770
Daniel Vetterb14b1052014-04-24 23:55:13 +02001771 WARN_ON(!pll->refcount);
1772 if (pll->active == 0) {
1773 DRM_DEBUG_DRIVER("setting up %s\n", pll->name);
1774 WARN_ON(pll->on);
1775 assert_shared_dpll_disabled(dev_priv, pll);
1776
1777 pll->mode_set(dev_priv, pll);
1778 }
1779}
1780
Jesse Barnes63d7bbe2011-01-04 15:09:33 -08001781/**
Daniel Vetter85b38942014-04-24 23:55:14 +02001782 * intel_enable_shared_dpll - enable PCH PLL
Jesse Barnes92f25842011-01-04 15:09:34 -08001783 * @dev_priv: i915 private structure
1784 * @pipe: pipe PLL to enable
1785 *
1786 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1787 * drives the transcoder clock.
1788 */
Daniel Vetter85b38942014-04-24 23:55:14 +02001789static void intel_enable_shared_dpll(struct intel_crtc *crtc)
Jesse Barnes92f25842011-01-04 15:09:34 -08001790{
Damien Lespiau3d13ef22014-02-07 19:12:47 +00001791 struct drm_device *dev = crtc->base.dev;
1792 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vettere2b78262013-06-07 23:10:03 +02001793 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
Jesse Barnes92f25842011-01-04 15:09:34 -08001794
Daniel Vetter87a875b2013-06-05 13:34:19 +02001795 if (WARN_ON(pll == NULL))
Chris Wilson48da64a2012-05-13 20:16:12 +01001796 return;
1797
1798 if (WARN_ON(pll->refcount == 0))
1799 return;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001800
Daniel Vetter46edb022013-06-05 13:34:12 +02001801 DRM_DEBUG_KMS("enable %s (active %d, on? %d)for crtc %d\n",
1802 pll->name, pll->active, pll->on,
Daniel Vettere2b78262013-06-07 23:10:03 +02001803 crtc->base.base.id);
Jesse Barnes92f25842011-01-04 15:09:34 -08001804
Daniel Vettercdbd2312013-06-05 13:34:03 +02001805 if (pll->active++) {
1806 WARN_ON(!pll->on);
Daniel Vettere9d69442013-06-05 13:34:15 +02001807 assert_shared_dpll_enabled(dev_priv, pll);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001808 return;
1809 }
Daniel Vetterf4a091c2013-06-10 17:28:22 +02001810 WARN_ON(pll->on);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001811
Paulo Zanonibd2bb1b2014-07-04 11:27:38 -03001812 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
1813
Daniel Vetter46edb022013-06-05 13:34:12 +02001814 DRM_DEBUG_KMS("enabling %s\n", pll->name);
Daniel Vettere7b903d2013-06-05 13:34:14 +02001815 pll->enable(dev_priv, pll);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001816 pll->on = true;
Jesse Barnes92f25842011-01-04 15:09:34 -08001817}
1818
Daniel Vetter716c2e52014-06-25 22:02:02 +03001819void intel_disable_shared_dpll(struct intel_crtc *crtc)
Jesse Barnes92f25842011-01-04 15:09:34 -08001820{
Damien Lespiau3d13ef22014-02-07 19:12:47 +00001821 struct drm_device *dev = crtc->base.dev;
1822 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vettere2b78262013-06-07 23:10:03 +02001823 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
Jesse Barnes4c609cb2011-09-02 12:52:11 -07001824
Jesse Barnes92f25842011-01-04 15:09:34 -08001825 /* PCH only available on ILK+ */
Damien Lespiau3d13ef22014-02-07 19:12:47 +00001826 BUG_ON(INTEL_INFO(dev)->gen < 5);
Daniel Vetter87a875b2013-06-05 13:34:19 +02001827 if (WARN_ON(pll == NULL))
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001828 return;
1829
Chris Wilson48da64a2012-05-13 20:16:12 +01001830 if (WARN_ON(pll->refcount == 0))
1831 return;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001832
Daniel Vetter46edb022013-06-05 13:34:12 +02001833 DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n",
1834 pll->name, pll->active, pll->on,
Daniel Vettere2b78262013-06-07 23:10:03 +02001835 crtc->base.base.id);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001836
Chris Wilson48da64a2012-05-13 20:16:12 +01001837 if (WARN_ON(pll->active == 0)) {
Daniel Vettere9d69442013-06-05 13:34:15 +02001838 assert_shared_dpll_disabled(dev_priv, pll);
Chris Wilson48da64a2012-05-13 20:16:12 +01001839 return;
1840 }
1841
Daniel Vettere9d69442013-06-05 13:34:15 +02001842 assert_shared_dpll_enabled(dev_priv, pll);
Daniel Vetterf4a091c2013-06-10 17:28:22 +02001843 WARN_ON(!pll->on);
Daniel Vettercdbd2312013-06-05 13:34:03 +02001844 if (--pll->active)
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001845 return;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001846
Daniel Vetter46edb022013-06-05 13:34:12 +02001847 DRM_DEBUG_KMS("disabling %s\n", pll->name);
Daniel Vettere7b903d2013-06-05 13:34:14 +02001848 pll->disable(dev_priv, pll);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001849 pll->on = false;
Paulo Zanonibd2bb1b2014-07-04 11:27:38 -03001850
1851 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
Jesse Barnes92f25842011-01-04 15:09:34 -08001852}
1853
Paulo Zanonib8a4f402012-10-31 18:12:42 -02001854static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1855 enum pipe pipe)
Jesse Barnes040484a2011-01-03 12:14:26 -08001856{
Daniel Vetter23670b322012-11-01 09:15:30 +01001857 struct drm_device *dev = dev_priv->dev;
Paulo Zanoni7c26e5c2012-02-14 17:07:09 -02001858 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
Daniel Vettere2b78262013-06-07 23:10:03 +02001859 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetter23670b322012-11-01 09:15:30 +01001860 uint32_t reg, val, pipeconf_val;
Jesse Barnes040484a2011-01-03 12:14:26 -08001861
1862 /* PCH only available on ILK+ */
Damien Lespiau3d13ef22014-02-07 19:12:47 +00001863 BUG_ON(INTEL_INFO(dev)->gen < 5);
Jesse Barnes040484a2011-01-03 12:14:26 -08001864
1865 /* Make sure PCH DPLL is enabled */
Daniel Vettere72f9fb2013-06-05 13:34:06 +02001866 assert_shared_dpll_enabled(dev_priv,
Daniel Vettere9d69442013-06-05 13:34:15 +02001867 intel_crtc_to_shared_dpll(intel_crtc));
Jesse Barnes040484a2011-01-03 12:14:26 -08001868
1869 /* FDI must be feeding us bits for PCH ports */
1870 assert_fdi_tx_enabled(dev_priv, pipe);
1871 assert_fdi_rx_enabled(dev_priv, pipe);
1872
Daniel Vetter23670b322012-11-01 09:15:30 +01001873 if (HAS_PCH_CPT(dev)) {
1874 /* Workaround: Set the timing override bit before enabling the
1875 * pch transcoder. */
1876 reg = TRANS_CHICKEN2(pipe);
1877 val = I915_READ(reg);
1878 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1879 I915_WRITE(reg, val);
Eugeni Dodonov59c859d2012-05-09 15:37:19 -03001880 }
Daniel Vetter23670b322012-11-01 09:15:30 +01001881
Daniel Vetterab9412b2013-05-03 11:49:46 +02001882 reg = PCH_TRANSCONF(pipe);
Jesse Barnes040484a2011-01-03 12:14:26 -08001883 val = I915_READ(reg);
Paulo Zanoni5f7f7262012-02-03 17:47:15 -02001884 pipeconf_val = I915_READ(PIPECONF(pipe));
Jesse Barnese9bcff52011-06-24 12:19:20 -07001885
1886 if (HAS_PCH_IBX(dev_priv->dev)) {
1887 /*
1888 * make the BPC in transcoder be consistent with
1889 * that in pipeconf reg.
1890 */
Daniel Vetterdfd07d72012-12-17 11:21:38 +01001891 val &= ~PIPECONF_BPC_MASK;
1892 val |= pipeconf_val & PIPECONF_BPC_MASK;
Jesse Barnese9bcff52011-06-24 12:19:20 -07001893 }
Paulo Zanoni5f7f7262012-02-03 17:47:15 -02001894
1895 val &= ~TRANS_INTERLACE_MASK;
1896 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
Paulo Zanoni7c26e5c2012-02-14 17:07:09 -02001897 if (HAS_PCH_IBX(dev_priv->dev) &&
1898 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1899 val |= TRANS_LEGACY_INTERLACED_ILK;
1900 else
1901 val |= TRANS_INTERLACED;
Paulo Zanoni5f7f7262012-02-03 17:47:15 -02001902 else
1903 val |= TRANS_PROGRESSIVE;
1904
Jesse Barnes040484a2011-01-03 12:14:26 -08001905 I915_WRITE(reg, val | TRANS_ENABLE);
1906 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
Ville Syrjälä4bb6f1f2013-04-17 17:48:50 +03001907 DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe));
Jesse Barnes040484a2011-01-03 12:14:26 -08001908}
1909
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001910static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,
Paulo Zanoni937bb612012-10-31 18:12:47 -02001911 enum transcoder cpu_transcoder)
Jesse Barnes040484a2011-01-03 12:14:26 -08001912{
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001913 u32 val, pipeconf_val;
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001914
1915 /* PCH only available on ILK+ */
Damien Lespiau3d13ef22014-02-07 19:12:47 +00001916 BUG_ON(INTEL_INFO(dev_priv->dev)->gen < 5);
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001917
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001918 /* FDI must be feeding us bits for PCH ports */
Daniel Vetter1a240d42012-11-29 22:18:51 +01001919 assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);
Paulo Zanoni937bb612012-10-31 18:12:47 -02001920 assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001921
Paulo Zanoni223a6fd2012-10-31 18:12:52 -02001922 /* Workaround: set timing override bit. */
1923 val = I915_READ(_TRANSA_CHICKEN2);
Daniel Vetter23670b322012-11-01 09:15:30 +01001924 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
Paulo Zanoni223a6fd2012-10-31 18:12:52 -02001925 I915_WRITE(_TRANSA_CHICKEN2, val);
1926
Paulo Zanoni25f3ef12012-10-31 18:12:49 -02001927 val = TRANS_ENABLE;
Paulo Zanoni937bb612012-10-31 18:12:47 -02001928 pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001929
Paulo Zanoni9a76b1c2012-10-31 18:12:48 -02001930 if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==
1931 PIPECONF_INTERLACED_ILK)
Paulo Zanonia35f2672012-10-31 18:12:45 -02001932 val |= TRANS_INTERLACED;
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001933 else
1934 val |= TRANS_PROGRESSIVE;
1935
Daniel Vetterab9412b2013-05-03 11:49:46 +02001936 I915_WRITE(LPT_TRANSCONF, val);
1937 if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100))
Paulo Zanoni937bb612012-10-31 18:12:47 -02001938 DRM_ERROR("Failed to enable PCH transcoder\n");
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001939}
1940
Paulo Zanonib8a4f402012-10-31 18:12:42 -02001941static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,
1942 enum pipe pipe)
Jesse Barnes040484a2011-01-03 12:14:26 -08001943{
Daniel Vetter23670b322012-11-01 09:15:30 +01001944 struct drm_device *dev = dev_priv->dev;
1945 uint32_t reg, val;
Jesse Barnes040484a2011-01-03 12:14:26 -08001946
1947 /* FDI relies on the transcoder */
1948 assert_fdi_tx_disabled(dev_priv, pipe);
1949 assert_fdi_rx_disabled(dev_priv, pipe);
1950
Jesse Barnes291906f2011-02-02 12:28:03 -08001951 /* Ports must be off as well */
1952 assert_pch_ports_disabled(dev_priv, pipe);
1953
Daniel Vetterab9412b2013-05-03 11:49:46 +02001954 reg = PCH_TRANSCONF(pipe);
Jesse Barnes040484a2011-01-03 12:14:26 -08001955 val = I915_READ(reg);
1956 val &= ~TRANS_ENABLE;
1957 I915_WRITE(reg, val);
1958 /* wait for PCH transcoder off, transcoder state */
1959 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
Ville Syrjälä4bb6f1f2013-04-17 17:48:50 +03001960 DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe));
Daniel Vetter23670b322012-11-01 09:15:30 +01001961
1962 if (!HAS_PCH_IBX(dev)) {
1963 /* Workaround: Clear the timing override chicken bit again. */
1964 reg = TRANS_CHICKEN2(pipe);
1965 val = I915_READ(reg);
1966 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1967 I915_WRITE(reg, val);
1968 }
Jesse Barnes040484a2011-01-03 12:14:26 -08001969}
1970
Paulo Zanoniab4d9662012-10-31 18:12:55 -02001971static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001972{
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001973 u32 val;
1974
Daniel Vetterab9412b2013-05-03 11:49:46 +02001975 val = I915_READ(LPT_TRANSCONF);
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001976 val &= ~TRANS_ENABLE;
Daniel Vetterab9412b2013-05-03 11:49:46 +02001977 I915_WRITE(LPT_TRANSCONF, val);
Paulo Zanoni8fb033d2012-10-31 18:12:43 -02001978 /* wait for PCH transcoder off, transcoder state */
Daniel Vetterab9412b2013-05-03 11:49:46 +02001979 if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50))
Paulo Zanoni8a52fd92012-10-31 18:12:51 -02001980 DRM_ERROR("Failed to disable PCH transcoder\n");
Paulo Zanoni223a6fd2012-10-31 18:12:52 -02001981
1982 /* Workaround: clear timing override bit. */
1983 val = I915_READ(_TRANSA_CHICKEN2);
Daniel Vetter23670b322012-11-01 09:15:30 +01001984 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
Paulo Zanoni223a6fd2012-10-31 18:12:52 -02001985 I915_WRITE(_TRANSA_CHICKEN2, val);
Jesse Barnes92f25842011-01-04 15:09:34 -08001986}
1987
1988/**
Chris Wilson309cfea2011-01-28 13:54:53 +00001989 * intel_enable_pipe - enable a pipe, asserting requirements
Paulo Zanoni03722642014-01-17 13:51:09 -02001990 * @crtc: crtc responsible for the pipe
Jesse Barnesb24e7172011-01-04 15:09:30 -08001991 *
Paulo Zanoni03722642014-01-17 13:51:09 -02001992 * Enable @crtc's pipe, making sure that various hardware specific requirements
Jesse Barnesb24e7172011-01-04 15:09:30 -08001993 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
Jesse Barnesb24e7172011-01-04 15:09:30 -08001994 */
Paulo Zanonie1fdc472014-01-17 13:51:12 -02001995static void intel_enable_pipe(struct intel_crtc *crtc)
Jesse Barnesb24e7172011-01-04 15:09:30 -08001996{
Paulo Zanoni03722642014-01-17 13:51:09 -02001997 struct drm_device *dev = crtc->base.dev;
1998 struct drm_i915_private *dev_priv = dev->dev_private;
1999 enum pipe pipe = crtc->pipe;
Paulo Zanoni702e7a52012-10-23 18:29:59 -02002000 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
2001 pipe);
Daniel Vetter1a240d42012-11-29 22:18:51 +01002002 enum pipe pch_transcoder;
Jesse Barnesb24e7172011-01-04 15:09:30 -08002003 int reg;
2004 u32 val;
2005
Daniel Vetter58c6eaa2013-04-11 16:29:09 +02002006 assert_planes_disabled(dev_priv, pipe);
Jani Nikula93ce0ba2013-09-13 11:03:08 +03002007 assert_cursor_disabled(dev_priv, pipe);
Daniel Vetter58c6eaa2013-04-11 16:29:09 +02002008 assert_sprites_disabled(dev_priv, pipe);
2009
Paulo Zanoni681e5812012-12-06 11:12:38 -02002010 if (HAS_PCH_LPT(dev_priv->dev))
Paulo Zanonicc391bb2012-11-20 13:27:37 -02002011 pch_transcoder = TRANSCODER_A;
2012 else
2013 pch_transcoder = pipe;
2014
Jesse Barnesb24e7172011-01-04 15:09:30 -08002015 /*
2016 * A pipe without a PLL won't actually be able to drive bits from
2017 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
2018 * need the check.
2019 */
2020 if (!HAS_PCH_SPLIT(dev_priv->dev))
Paulo Zanonifbf32182014-01-17 13:51:11 -02002021 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DSI))
Jani Nikula23538ef2013-08-27 15:12:22 +03002022 assert_dsi_pll_enabled(dev_priv);
2023 else
2024 assert_pll_enabled(dev_priv, pipe);
Jesse Barnes040484a2011-01-03 12:14:26 -08002025 else {
Paulo Zanoni30421c42014-01-17 13:51:10 -02002026 if (crtc->config.has_pch_encoder) {
Jesse Barnes040484a2011-01-03 12:14:26 -08002027 /* if driving the PCH, we need FDI enabled */
Paulo Zanonicc391bb2012-11-20 13:27:37 -02002028 assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);
Daniel Vetter1a240d42012-11-29 22:18:51 +01002029 assert_fdi_tx_pll_enabled(dev_priv,
2030 (enum pipe) cpu_transcoder);
Jesse Barnes040484a2011-01-03 12:14:26 -08002031 }
2032 /* FIXME: assert CPU port conditions for SNB+ */
2033 }
Jesse Barnesb24e7172011-01-04 15:09:30 -08002034
Paulo Zanoni702e7a52012-10-23 18:29:59 -02002035 reg = PIPECONF(cpu_transcoder);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002036 val = I915_READ(reg);
Paulo Zanoni7ad25d42014-01-17 13:51:13 -02002037 if (val & PIPECONF_ENABLE) {
2038 WARN_ON(!(pipe == PIPE_A &&
2039 dev_priv->quirks & QUIRK_PIPEA_FORCE));
Chris Wilson00d70b12011-03-17 07:18:29 +00002040 return;
Paulo Zanoni7ad25d42014-01-17 13:51:13 -02002041 }
Chris Wilson00d70b12011-03-17 07:18:29 +00002042
2043 I915_WRITE(reg, val | PIPECONF_ENABLE);
Paulo Zanoni851855d2013-12-19 19:12:29 -02002044 POSTING_READ(reg);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002045}
2046
2047/**
Chris Wilson309cfea2011-01-28 13:54:53 +00002048 * intel_disable_pipe - disable a pipe, asserting requirements
Jesse Barnesb24e7172011-01-04 15:09:30 -08002049 * @dev_priv: i915 private structure
2050 * @pipe: pipe to disable
2051 *
2052 * Disable @pipe, making sure that various hardware specific requirements
2053 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
2054 *
2055 * @pipe should be %PIPE_A or %PIPE_B.
2056 *
2057 * Will wait until the pipe has shut down before returning.
2058 */
2059static void intel_disable_pipe(struct drm_i915_private *dev_priv,
2060 enum pipe pipe)
2061{
Paulo Zanoni702e7a52012-10-23 18:29:59 -02002062 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
2063 pipe);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002064 int reg;
2065 u32 val;
2066
2067 /*
2068 * Make sure planes won't keep trying to pump pixels to us,
2069 * or we might hang the display.
2070 */
2071 assert_planes_disabled(dev_priv, pipe);
Jani Nikula93ce0ba2013-09-13 11:03:08 +03002072 assert_cursor_disabled(dev_priv, pipe);
Jesse Barnes19332d72013-03-28 09:55:38 -07002073 assert_sprites_disabled(dev_priv, pipe);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002074
2075 /* Don't disable pipe A or pipe A PLLs if needed */
2076 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
2077 return;
2078
Paulo Zanoni702e7a52012-10-23 18:29:59 -02002079 reg = PIPECONF(cpu_transcoder);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002080 val = I915_READ(reg);
Chris Wilson00d70b12011-03-17 07:18:29 +00002081 if ((val & PIPECONF_ENABLE) == 0)
2082 return;
2083
2084 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002085 intel_wait_for_pipe_off(dev_priv->dev, pipe);
2086}
2087
Keith Packardd74362c2011-07-28 14:47:14 -07002088/*
2089 * Plane regs are double buffered, going from enabled->disabled needs a
2090 * trigger in order to latch. The display address reg provides this.
2091 */
Ville Syrjälä1dba99f2013-10-01 18:02:18 +03002092void intel_flush_primary_plane(struct drm_i915_private *dev_priv,
2093 enum plane plane)
Keith Packardd74362c2011-07-28 14:47:14 -07002094{
Damien Lespiau3d13ef22014-02-07 19:12:47 +00002095 struct drm_device *dev = dev_priv->dev;
2096 u32 reg = INTEL_INFO(dev)->gen >= 4 ? DSPSURF(plane) : DSPADDR(plane);
Ville Syrjälä1dba99f2013-10-01 18:02:18 +03002097
2098 I915_WRITE(reg, I915_READ(reg));
2099 POSTING_READ(reg);
Keith Packardd74362c2011-07-28 14:47:14 -07002100}
2101
Jesse Barnesb24e7172011-01-04 15:09:30 -08002102/**
Matt Roper262ca2b2014-03-18 17:22:55 -07002103 * intel_enable_primary_hw_plane - enable the primary plane on a given pipe
Jesse Barnesb24e7172011-01-04 15:09:30 -08002104 * @dev_priv: i915 private structure
2105 * @plane: plane to enable
2106 * @pipe: pipe being fed
2107 *
2108 * Enable @plane on @pipe, making sure that @pipe is running first.
2109 */
Matt Roper262ca2b2014-03-18 17:22:55 -07002110static void intel_enable_primary_hw_plane(struct drm_i915_private *dev_priv,
2111 enum plane plane, enum pipe pipe)
Jesse Barnesb24e7172011-01-04 15:09:30 -08002112{
Ville Syrjälä33c3b0d2014-06-24 13:59:28 +03002113 struct drm_device *dev = dev_priv->dev;
Ville Syrjälä939c2fe2013-10-01 18:02:10 +03002114 struct intel_crtc *intel_crtc =
2115 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002116 int reg;
2117 u32 val;
2118
2119 /* If the pipe isn't enabled, we can't pump pixels and may hang */
2120 assert_pipe_enabled(dev_priv, pipe);
2121
Ville Syrjälä98ec7732014-04-30 17:43:01 +03002122 if (intel_crtc->primary_enabled)
2123 return;
Ville Syrjälä0037f712013-10-01 18:02:20 +03002124
Ville Syrjälä4c445e02013-10-09 17:24:58 +03002125 intel_crtc->primary_enabled = true;
Ville Syrjälä939c2fe2013-10-01 18:02:10 +03002126
Jesse Barnesb24e7172011-01-04 15:09:30 -08002127 reg = DSPCNTR(plane);
2128 val = I915_READ(reg);
Ville Syrjälä10efa932014-04-28 15:53:25 +03002129 WARN_ON(val & DISPLAY_PLANE_ENABLE);
Chris Wilson00d70b12011-03-17 07:18:29 +00002130
2131 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
Ville Syrjälä1dba99f2013-10-01 18:02:18 +03002132 intel_flush_primary_plane(dev_priv, plane);
Ville Syrjälä33c3b0d2014-06-24 13:59:28 +03002133
2134 /*
2135 * BDW signals flip done immediately if the plane
2136 * is disabled, even if the plane enable is already
2137 * armed to occur at the next vblank :(
2138 */
2139 if (IS_BROADWELL(dev))
2140 intel_wait_for_vblank(dev, intel_crtc->pipe);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002141}
2142
Jesse Barnesb24e7172011-01-04 15:09:30 -08002143/**
Matt Roper262ca2b2014-03-18 17:22:55 -07002144 * intel_disable_primary_hw_plane - disable the primary hardware plane
Jesse Barnesb24e7172011-01-04 15:09:30 -08002145 * @dev_priv: i915 private structure
2146 * @plane: plane to disable
2147 * @pipe: pipe consuming the data
2148 *
2149 * Disable @plane; should be an independent operation.
2150 */
Matt Roper262ca2b2014-03-18 17:22:55 -07002151static void intel_disable_primary_hw_plane(struct drm_i915_private *dev_priv,
2152 enum plane plane, enum pipe pipe)
Jesse Barnesb24e7172011-01-04 15:09:30 -08002153{
Ville Syrjälä939c2fe2013-10-01 18:02:10 +03002154 struct intel_crtc *intel_crtc =
2155 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002156 int reg;
2157 u32 val;
2158
Ville Syrjälä98ec7732014-04-30 17:43:01 +03002159 if (!intel_crtc->primary_enabled)
2160 return;
Ville Syrjälä0037f712013-10-01 18:02:20 +03002161
Ville Syrjälä4c445e02013-10-09 17:24:58 +03002162 intel_crtc->primary_enabled = false;
Ville Syrjälä939c2fe2013-10-01 18:02:10 +03002163
Jesse Barnesb24e7172011-01-04 15:09:30 -08002164 reg = DSPCNTR(plane);
2165 val = I915_READ(reg);
Ville Syrjälä10efa932014-04-28 15:53:25 +03002166 WARN_ON((val & DISPLAY_PLANE_ENABLE) == 0);
Chris Wilson00d70b12011-03-17 07:18:29 +00002167
2168 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
Ville Syrjälä1dba99f2013-10-01 18:02:18 +03002169 intel_flush_primary_plane(dev_priv, plane);
Jesse Barnesb24e7172011-01-04 15:09:30 -08002170}
2171
Chris Wilson693db182013-03-05 14:52:39 +00002172static bool need_vtd_wa(struct drm_device *dev)
2173{
2174#ifdef CONFIG_INTEL_IOMMU
2175 if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped)
2176 return true;
2177#endif
2178 return false;
2179}
2180
Jesse Barnesa57ce0b2014-02-07 12:10:35 -08002181static int intel_align_height(struct drm_device *dev, int height, bool tiled)
2182{
2183 int tile_height;
2184
2185 tile_height = tiled ? (IS_GEN2(dev) ? 16 : 8) : 1;
2186 return ALIGN(height, tile_height);
2187}
2188
Chris Wilson127bd2a2010-07-23 23:32:05 +01002189int
Chris Wilson48b956c2010-09-14 12:50:34 +01002190intel_pin_and_fence_fb_obj(struct drm_device *dev,
Chris Wilson05394f32010-11-08 19:18:58 +00002191 struct drm_i915_gem_object *obj,
Oscar Mateoa4872ba2014-05-22 14:13:33 +01002192 struct intel_engine_cs *pipelined)
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002193{
Chris Wilsonce453d82011-02-21 14:43:56 +00002194 struct drm_i915_private *dev_priv = dev->dev_private;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002195 u32 alignment;
2196 int ret;
2197
Matt Roperebcdd392014-07-09 16:22:11 -07002198 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
2199
Chris Wilson05394f32010-11-08 19:18:58 +00002200 switch (obj->tiling_mode) {
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002201 case I915_TILING_NONE:
Chris Wilson534843d2010-07-05 18:01:46 +01002202 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
2203 alignment = 128 * 1024;
Chris Wilsona6c45cf2010-09-17 00:32:17 +01002204 else if (INTEL_INFO(dev)->gen >= 4)
Chris Wilson534843d2010-07-05 18:01:46 +01002205 alignment = 4 * 1024;
2206 else
2207 alignment = 64 * 1024;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002208 break;
2209 case I915_TILING_X:
2210 /* pin() will align the object as required by fence */
2211 alignment = 0;
2212 break;
2213 case I915_TILING_Y:
Daniel Vetter80075d42013-10-09 21:23:52 +02002214 WARN(1, "Y tiled bo slipped through, driver bug!\n");
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002215 return -EINVAL;
2216 default:
2217 BUG();
2218 }
2219
Chris Wilson693db182013-03-05 14:52:39 +00002220 /* Note that the w/a also requires 64 PTE of padding following the
2221 * bo. We currently fill all unused PTE with the shadow page and so
2222 * we should always have valid PTE following the scanout preventing
2223 * the VT-d warning.
2224 */
2225 if (need_vtd_wa(dev) && alignment < 256 * 1024)
2226 alignment = 256 * 1024;
2227
Chris Wilsonce453d82011-02-21 14:43:56 +00002228 dev_priv->mm.interruptible = false;
Chris Wilson2da3b9b2011-04-14 09:41:17 +01002229 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
Chris Wilson48b956c2010-09-14 12:50:34 +01002230 if (ret)
Chris Wilsonce453d82011-02-21 14:43:56 +00002231 goto err_interruptible;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002232
2233 /* Install a fence for tiled scan-out. Pre-i965 always needs a
2234 * fence, whereas 965+ only requires a fence if using
2235 * framebuffer compression. For simplicity, we always install
2236 * a fence as the cost is not that onerous.
2237 */
Chris Wilson06d98132012-04-17 15:31:24 +01002238 ret = i915_gem_object_get_fence(obj);
Chris Wilson9a5a53b2012-03-22 15:10:00 +00002239 if (ret)
2240 goto err_unpin;
Chris Wilson1690e1e2011-12-14 13:57:08 +01002241
Chris Wilson9a5a53b2012-03-22 15:10:00 +00002242 i915_gem_object_pin_fence(obj);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002243
Chris Wilsonce453d82011-02-21 14:43:56 +00002244 dev_priv->mm.interruptible = true;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002245 return 0;
Chris Wilson48b956c2010-09-14 12:50:34 +01002246
2247err_unpin:
Chris Wilsoncc98b412013-08-09 12:25:09 +01002248 i915_gem_object_unpin_from_display_plane(obj);
Chris Wilsonce453d82011-02-21 14:43:56 +00002249err_interruptible:
2250 dev_priv->mm.interruptible = true;
Chris Wilson48b956c2010-09-14 12:50:34 +01002251 return ret;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002252}
2253
Chris Wilson1690e1e2011-12-14 13:57:08 +01002254void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
2255{
Matt Roperebcdd392014-07-09 16:22:11 -07002256 WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex));
2257
Chris Wilson1690e1e2011-12-14 13:57:08 +01002258 i915_gem_object_unpin_fence(obj);
Chris Wilsoncc98b412013-08-09 12:25:09 +01002259 i915_gem_object_unpin_from_display_plane(obj);
Chris Wilson1690e1e2011-12-14 13:57:08 +01002260}
2261
Daniel Vetterc2c75132012-07-05 12:17:30 +02002262/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
2263 * is assumed to be a power-of-two. */
Chris Wilsonbc752862013-02-21 20:04:31 +00002264unsigned long intel_gen4_compute_page_offset(int *x, int *y,
2265 unsigned int tiling_mode,
2266 unsigned int cpp,
2267 unsigned int pitch)
Daniel Vetterc2c75132012-07-05 12:17:30 +02002268{
Chris Wilsonbc752862013-02-21 20:04:31 +00002269 if (tiling_mode != I915_TILING_NONE) {
2270 unsigned int tile_rows, tiles;
Daniel Vetterc2c75132012-07-05 12:17:30 +02002271
Chris Wilsonbc752862013-02-21 20:04:31 +00002272 tile_rows = *y / 8;
2273 *y %= 8;
Daniel Vetterc2c75132012-07-05 12:17:30 +02002274
Chris Wilsonbc752862013-02-21 20:04:31 +00002275 tiles = *x / (512/cpp);
2276 *x %= 512/cpp;
2277
2278 return tile_rows * pitch * 8 + tiles * 4096;
2279 } else {
2280 unsigned int offset;
2281
2282 offset = *y * pitch + *x * cpp;
2283 *y = 0;
2284 *x = (offset & 4095) / cpp;
2285 return offset & -4096;
2286 }
Daniel Vetterc2c75132012-07-05 12:17:30 +02002287}
2288
Jesse Barnes46f297f2014-03-07 08:57:48 -08002289int intel_format_to_fourcc(int format)
2290{
2291 switch (format) {
2292 case DISPPLANE_8BPP:
2293 return DRM_FORMAT_C8;
2294 case DISPPLANE_BGRX555:
2295 return DRM_FORMAT_XRGB1555;
2296 case DISPPLANE_BGRX565:
2297 return DRM_FORMAT_RGB565;
2298 default:
2299 case DISPPLANE_BGRX888:
2300 return DRM_FORMAT_XRGB8888;
2301 case DISPPLANE_RGBX888:
2302 return DRM_FORMAT_XBGR8888;
2303 case DISPPLANE_BGRX101010:
2304 return DRM_FORMAT_XRGB2101010;
2305 case DISPPLANE_RGBX101010:
2306 return DRM_FORMAT_XBGR2101010;
2307 }
2308}
2309
Jesse Barnes484b41d2014-03-07 08:57:55 -08002310static bool intel_alloc_plane_obj(struct intel_crtc *crtc,
Jesse Barnes46f297f2014-03-07 08:57:48 -08002311 struct intel_plane_config *plane_config)
2312{
2313 struct drm_device *dev = crtc->base.dev;
2314 struct drm_i915_gem_object *obj = NULL;
2315 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
2316 u32 base = plane_config->base;
2317
Chris Wilsonff2652e2014-03-10 08:07:02 +00002318 if (plane_config->size == 0)
2319 return false;
2320
Jesse Barnes46f297f2014-03-07 08:57:48 -08002321 obj = i915_gem_object_create_stolen_for_preallocated(dev, base, base,
2322 plane_config->size);
2323 if (!obj)
Jesse Barnes484b41d2014-03-07 08:57:55 -08002324 return false;
Jesse Barnes46f297f2014-03-07 08:57:48 -08002325
2326 if (plane_config->tiled) {
2327 obj->tiling_mode = I915_TILING_X;
Dave Airlie66e514c2014-04-03 07:51:54 +10002328 obj->stride = crtc->base.primary->fb->pitches[0];
Jesse Barnes46f297f2014-03-07 08:57:48 -08002329 }
2330
Dave Airlie66e514c2014-04-03 07:51:54 +10002331 mode_cmd.pixel_format = crtc->base.primary->fb->pixel_format;
2332 mode_cmd.width = crtc->base.primary->fb->width;
2333 mode_cmd.height = crtc->base.primary->fb->height;
2334 mode_cmd.pitches[0] = crtc->base.primary->fb->pitches[0];
Jesse Barnes46f297f2014-03-07 08:57:48 -08002335
2336 mutex_lock(&dev->struct_mutex);
2337
Dave Airlie66e514c2014-04-03 07:51:54 +10002338 if (intel_framebuffer_init(dev, to_intel_framebuffer(crtc->base.primary->fb),
Jesse Barnes484b41d2014-03-07 08:57:55 -08002339 &mode_cmd, obj)) {
Jesse Barnes46f297f2014-03-07 08:57:48 -08002340 DRM_DEBUG_KMS("intel fb init failed\n");
2341 goto out_unref_obj;
2342 }
2343
Daniel Vettera071fa02014-06-18 23:28:09 +02002344 obj->frontbuffer_bits = INTEL_FRONTBUFFER_PRIMARY(crtc->pipe);
Jesse Barnes46f297f2014-03-07 08:57:48 -08002345 mutex_unlock(&dev->struct_mutex);
Jesse Barnes484b41d2014-03-07 08:57:55 -08002346
2347 DRM_DEBUG_KMS("plane fb obj %p\n", obj);
2348 return true;
Jesse Barnes46f297f2014-03-07 08:57:48 -08002349
2350out_unref_obj:
2351 drm_gem_object_unreference(&obj->base);
2352 mutex_unlock(&dev->struct_mutex);
Jesse Barnes484b41d2014-03-07 08:57:55 -08002353 return false;
2354}
2355
2356static void intel_find_plane_obj(struct intel_crtc *intel_crtc,
2357 struct intel_plane_config *plane_config)
2358{
2359 struct drm_device *dev = intel_crtc->base.dev;
2360 struct drm_crtc *c;
2361 struct intel_crtc *i;
Matt Roper2ff8fde2014-07-08 07:50:07 -07002362 struct drm_i915_gem_object *obj;
Jesse Barnes484b41d2014-03-07 08:57:55 -08002363
Dave Airlie66e514c2014-04-03 07:51:54 +10002364 if (!intel_crtc->base.primary->fb)
Jesse Barnes484b41d2014-03-07 08:57:55 -08002365 return;
2366
2367 if (intel_alloc_plane_obj(intel_crtc, plane_config))
2368 return;
2369
Dave Airlie66e514c2014-04-03 07:51:54 +10002370 kfree(intel_crtc->base.primary->fb);
2371 intel_crtc->base.primary->fb = NULL;
Jesse Barnes484b41d2014-03-07 08:57:55 -08002372
2373 /*
2374 * Failed to alloc the obj, check to see if we should share
2375 * an fb with another CRTC instead
2376 */
Damien Lespiau70e1e0e2014-05-13 23:32:24 +01002377 for_each_crtc(dev, c) {
Jesse Barnes484b41d2014-03-07 08:57:55 -08002378 i = to_intel_crtc(c);
2379
2380 if (c == &intel_crtc->base)
2381 continue;
2382
Matt Roper2ff8fde2014-07-08 07:50:07 -07002383 if (!i->active)
Jesse Barnes484b41d2014-03-07 08:57:55 -08002384 continue;
2385
Matt Roper2ff8fde2014-07-08 07:50:07 -07002386 obj = intel_fb_obj(c->primary->fb);
2387 if (obj == NULL)
2388 continue;
2389
2390 if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) {
Dave Airlie66e514c2014-04-03 07:51:54 +10002391 drm_framebuffer_reference(c->primary->fb);
2392 intel_crtc->base.primary->fb = c->primary->fb;
Matt Roper2ff8fde2014-07-08 07:50:07 -07002393 obj->frontbuffer_bits |= INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe);
Jesse Barnes484b41d2014-03-07 08:57:55 -08002394 break;
2395 }
2396 }
Jesse Barnes46f297f2014-03-07 08:57:48 -08002397}
2398
Daniel Vetter29b9bde2014-04-24 23:55:01 +02002399static void i9xx_update_primary_plane(struct drm_crtc *crtc,
2400 struct drm_framebuffer *fb,
2401 int x, int y)
Jesse Barnes81255562010-08-02 12:07:50 -07002402{
2403 struct drm_device *dev = crtc->dev;
2404 struct drm_i915_private *dev_priv = dev->dev_private;
2405 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Matt Roper2ff8fde2014-07-08 07:50:07 -07002406 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
Jesse Barnes81255562010-08-02 12:07:50 -07002407 int plane = intel_crtc->plane;
Daniel Vettere506a0c2012-07-05 12:17:29 +02002408 unsigned long linear_offset;
Jesse Barnes81255562010-08-02 12:07:50 -07002409 u32 dspcntr;
Chris Wilson5eddb702010-09-11 13:48:45 +01002410 u32 reg;
Jesse Barnes81255562010-08-02 12:07:50 -07002411
Chris Wilson5eddb702010-09-11 13:48:45 +01002412 reg = DSPCNTR(plane);
2413 dspcntr = I915_READ(reg);
Jesse Barnes81255562010-08-02 12:07:50 -07002414 /* Mask out pixel format bits in case we change it */
2415 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
Ville Syrjälä57779d02012-10-31 17:50:14 +02002416 switch (fb->pixel_format) {
2417 case DRM_FORMAT_C8:
Jesse Barnes81255562010-08-02 12:07:50 -07002418 dspcntr |= DISPPLANE_8BPP;
2419 break;
Ville Syrjälä57779d02012-10-31 17:50:14 +02002420 case DRM_FORMAT_XRGB1555:
2421 case DRM_FORMAT_ARGB1555:
2422 dspcntr |= DISPPLANE_BGRX555;
Jesse Barnes81255562010-08-02 12:07:50 -07002423 break;
Ville Syrjälä57779d02012-10-31 17:50:14 +02002424 case DRM_FORMAT_RGB565:
2425 dspcntr |= DISPPLANE_BGRX565;
2426 break;
2427 case DRM_FORMAT_XRGB8888:
2428 case DRM_FORMAT_ARGB8888:
2429 dspcntr |= DISPPLANE_BGRX888;
2430 break;
2431 case DRM_FORMAT_XBGR8888:
2432 case DRM_FORMAT_ABGR8888:
2433 dspcntr |= DISPPLANE_RGBX888;
2434 break;
2435 case DRM_FORMAT_XRGB2101010:
2436 case DRM_FORMAT_ARGB2101010:
2437 dspcntr |= DISPPLANE_BGRX101010;
2438 break;
2439 case DRM_FORMAT_XBGR2101010:
2440 case DRM_FORMAT_ABGR2101010:
2441 dspcntr |= DISPPLANE_RGBX101010;
Jesse Barnes81255562010-08-02 12:07:50 -07002442 break;
2443 default:
Daniel Vetterbaba1332013-03-27 00:45:00 +01002444 BUG();
Jesse Barnes81255562010-08-02 12:07:50 -07002445 }
Ville Syrjälä57779d02012-10-31 17:50:14 +02002446
Chris Wilsona6c45cf2010-09-17 00:32:17 +01002447 if (INTEL_INFO(dev)->gen >= 4) {
Chris Wilson05394f32010-11-08 19:18:58 +00002448 if (obj->tiling_mode != I915_TILING_NONE)
Jesse Barnes81255562010-08-02 12:07:50 -07002449 dspcntr |= DISPPLANE_TILED;
2450 else
2451 dspcntr &= ~DISPPLANE_TILED;
2452 }
2453
Ville Syrjäläde1aa622013-06-07 10:47:01 +03002454 if (IS_G4X(dev))
2455 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2456
Chris Wilson5eddb702010-09-11 13:48:45 +01002457 I915_WRITE(reg, dspcntr);
Jesse Barnes81255562010-08-02 12:07:50 -07002458
Daniel Vettere506a0c2012-07-05 12:17:29 +02002459 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
Jesse Barnes81255562010-08-02 12:07:50 -07002460
Daniel Vetterc2c75132012-07-05 12:17:30 +02002461 if (INTEL_INFO(dev)->gen >= 4) {
2462 intel_crtc->dspaddr_offset =
Chris Wilsonbc752862013-02-21 20:04:31 +00002463 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2464 fb->bits_per_pixel / 8,
2465 fb->pitches[0]);
Daniel Vetterc2c75132012-07-05 12:17:30 +02002466 linear_offset -= intel_crtc->dspaddr_offset;
2467 } else {
Daniel Vettere506a0c2012-07-05 12:17:29 +02002468 intel_crtc->dspaddr_offset = linear_offset;
Daniel Vetterc2c75132012-07-05 12:17:30 +02002469 }
Daniel Vettere506a0c2012-07-05 12:17:29 +02002470
Ben Widawskyf343c5f2013-07-05 14:41:04 -07002471 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2472 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2473 fb->pitches[0]);
Ville Syrjälä01f2c772011-12-20 00:06:49 +02002474 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
Chris Wilsona6c45cf2010-09-17 00:32:17 +01002475 if (INTEL_INFO(dev)->gen >= 4) {
Daniel Vetter85ba7b72014-01-24 10:31:44 +01002476 I915_WRITE(DSPSURF(plane),
2477 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
Chris Wilson5eddb702010-09-11 13:48:45 +01002478 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
Daniel Vettere506a0c2012-07-05 12:17:29 +02002479 I915_WRITE(DSPLINOFF(plane), linear_offset);
Chris Wilson5eddb702010-09-11 13:48:45 +01002480 } else
Ben Widawskyf343c5f2013-07-05 14:41:04 -07002481 I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset);
Chris Wilson5eddb702010-09-11 13:48:45 +01002482 POSTING_READ(reg);
Jesse Barnes17638cd2011-06-24 12:19:23 -07002483}
2484
Daniel Vetter29b9bde2014-04-24 23:55:01 +02002485static void ironlake_update_primary_plane(struct drm_crtc *crtc,
2486 struct drm_framebuffer *fb,
2487 int x, int y)
Jesse Barnes17638cd2011-06-24 12:19:23 -07002488{
2489 struct drm_device *dev = crtc->dev;
2490 struct drm_i915_private *dev_priv = dev->dev_private;
2491 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Matt Roper2ff8fde2014-07-08 07:50:07 -07002492 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
Jesse Barnes17638cd2011-06-24 12:19:23 -07002493 int plane = intel_crtc->plane;
Daniel Vettere506a0c2012-07-05 12:17:29 +02002494 unsigned long linear_offset;
Jesse Barnes17638cd2011-06-24 12:19:23 -07002495 u32 dspcntr;
2496 u32 reg;
2497
Jesse Barnes17638cd2011-06-24 12:19:23 -07002498 reg = DSPCNTR(plane);
2499 dspcntr = I915_READ(reg);
2500 /* Mask out pixel format bits in case we change it */
2501 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
Ville Syrjälä57779d02012-10-31 17:50:14 +02002502 switch (fb->pixel_format) {
2503 case DRM_FORMAT_C8:
Jesse Barnes17638cd2011-06-24 12:19:23 -07002504 dspcntr |= DISPPLANE_8BPP;
2505 break;
Ville Syrjälä57779d02012-10-31 17:50:14 +02002506 case DRM_FORMAT_RGB565:
2507 dspcntr |= DISPPLANE_BGRX565;
Jesse Barnes17638cd2011-06-24 12:19:23 -07002508 break;
Ville Syrjälä57779d02012-10-31 17:50:14 +02002509 case DRM_FORMAT_XRGB8888:
2510 case DRM_FORMAT_ARGB8888:
2511 dspcntr |= DISPPLANE_BGRX888;
2512 break;
2513 case DRM_FORMAT_XBGR8888:
2514 case DRM_FORMAT_ABGR8888:
2515 dspcntr |= DISPPLANE_RGBX888;
2516 break;
2517 case DRM_FORMAT_XRGB2101010:
2518 case DRM_FORMAT_ARGB2101010:
2519 dspcntr |= DISPPLANE_BGRX101010;
2520 break;
2521 case DRM_FORMAT_XBGR2101010:
2522 case DRM_FORMAT_ABGR2101010:
2523 dspcntr |= DISPPLANE_RGBX101010;
Jesse Barnes17638cd2011-06-24 12:19:23 -07002524 break;
2525 default:
Daniel Vetterbaba1332013-03-27 00:45:00 +01002526 BUG();
Jesse Barnes17638cd2011-06-24 12:19:23 -07002527 }
2528
2529 if (obj->tiling_mode != I915_TILING_NONE)
2530 dspcntr |= DISPPLANE_TILED;
2531 else
2532 dspcntr &= ~DISPPLANE_TILED;
2533
Ville Syrjäläb42c6002013-11-03 13:47:27 +02002534 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
Paulo Zanoni1f5d76d2013-08-23 19:51:28 -03002535 dspcntr &= ~DISPPLANE_TRICKLE_FEED_DISABLE;
2536 else
2537 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
Jesse Barnes17638cd2011-06-24 12:19:23 -07002538
2539 I915_WRITE(reg, dspcntr);
2540
Daniel Vettere506a0c2012-07-05 12:17:29 +02002541 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
Daniel Vetterc2c75132012-07-05 12:17:30 +02002542 intel_crtc->dspaddr_offset =
Chris Wilsonbc752862013-02-21 20:04:31 +00002543 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2544 fb->bits_per_pixel / 8,
2545 fb->pitches[0]);
Daniel Vetterc2c75132012-07-05 12:17:30 +02002546 linear_offset -= intel_crtc->dspaddr_offset;
Jesse Barnes17638cd2011-06-24 12:19:23 -07002547
Ben Widawskyf343c5f2013-07-05 14:41:04 -07002548 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2549 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2550 fb->pitches[0]);
Ville Syrjälä01f2c772011-12-20 00:06:49 +02002551 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
Daniel Vetter85ba7b72014-01-24 10:31:44 +01002552 I915_WRITE(DSPSURF(plane),
2553 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
Paulo Zanonib3dc6852013-11-02 21:07:33 -07002554 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
Damien Lespiaubc1c91e2012-10-29 12:14:21 +00002555 I915_WRITE(DSPOFFSET(plane), (y << 16) | x);
2556 } else {
2557 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2558 I915_WRITE(DSPLINOFF(plane), linear_offset);
2559 }
Jesse Barnes17638cd2011-06-24 12:19:23 -07002560 POSTING_READ(reg);
Jesse Barnes17638cd2011-06-24 12:19:23 -07002561}
2562
2563/* Assume fb object is pinned & idle & fenced and just update base pointers */
2564static int
2565intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2566 int x, int y, enum mode_set_atomic state)
2567{
2568 struct drm_device *dev = crtc->dev;
2569 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes17638cd2011-06-24 12:19:23 -07002570
Chris Wilson6b8e6ed2012-04-17 15:08:19 +01002571 if (dev_priv->display.disable_fbc)
2572 dev_priv->display.disable_fbc(dev);
Daniel Vettercc365132014-06-18 13:59:13 +02002573 intel_increase_pllclock(dev, to_intel_crtc(crtc)->pipe);
Jesse Barnes81255562010-08-02 12:07:50 -07002574
Daniel Vetter29b9bde2014-04-24 23:55:01 +02002575 dev_priv->display.update_primary_plane(crtc, fb, x, y);
2576
2577 return 0;
Jesse Barnes81255562010-08-02 12:07:50 -07002578}
2579
Ville Syrjälä96a02912013-02-18 19:08:49 +02002580void intel_display_handle_reset(struct drm_device *dev)
2581{
2582 struct drm_i915_private *dev_priv = dev->dev_private;
2583 struct drm_crtc *crtc;
2584
2585 /*
2586 * Flips in the rings have been nuked by the reset,
2587 * so complete all pending flips so that user space
2588 * will get its events and not get stuck.
2589 *
2590 * Also update the base address of all primary
2591 * planes to the the last fb to make sure we're
2592 * showing the correct fb after a reset.
2593 *
2594 * Need to make two loops over the crtcs so that we
2595 * don't try to grab a crtc mutex before the
2596 * pending_flip_queue really got woken up.
2597 */
2598
Damien Lespiau70e1e0e2014-05-13 23:32:24 +01002599 for_each_crtc(dev, crtc) {
Ville Syrjälä96a02912013-02-18 19:08:49 +02002600 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2601 enum plane plane = intel_crtc->plane;
2602
2603 intel_prepare_page_flip(dev, plane);
2604 intel_finish_page_flip_plane(dev, plane);
2605 }
2606
Damien Lespiau70e1e0e2014-05-13 23:32:24 +01002607 for_each_crtc(dev, crtc) {
Ville Syrjälä96a02912013-02-18 19:08:49 +02002608 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2609
Rob Clark51fd3712013-11-19 12:10:12 -05002610 drm_modeset_lock(&crtc->mutex, NULL);
Chris Wilson947fdaadf2013-11-27 12:01:32 +00002611 /*
2612 * FIXME: Once we have proper support for primary planes (and
2613 * disabling them without disabling the entire crtc) allow again
Dave Airlie66e514c2014-04-03 07:51:54 +10002614 * a NULL crtc->primary->fb.
Chris Wilson947fdaadf2013-11-27 12:01:32 +00002615 */
Matt Roperf4510a22014-04-01 15:22:40 -07002616 if (intel_crtc->active && crtc->primary->fb)
Matt Roper262ca2b2014-03-18 17:22:55 -07002617 dev_priv->display.update_primary_plane(crtc,
Dave Airlie66e514c2014-04-03 07:51:54 +10002618 crtc->primary->fb,
Matt Roper262ca2b2014-03-18 17:22:55 -07002619 crtc->x,
2620 crtc->y);
Rob Clark51fd3712013-11-19 12:10:12 -05002621 drm_modeset_unlock(&crtc->mutex);
Ville Syrjälä96a02912013-02-18 19:08:49 +02002622 }
2623}
2624
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05002625static int
Chris Wilson14667a42012-04-03 17:58:35 +01002626intel_finish_fb(struct drm_framebuffer *old_fb)
2627{
Matt Roper2ff8fde2014-07-08 07:50:07 -07002628 struct drm_i915_gem_object *obj = intel_fb_obj(old_fb);
Chris Wilson14667a42012-04-03 17:58:35 +01002629 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2630 bool was_interruptible = dev_priv->mm.interruptible;
2631 int ret;
2632
Chris Wilson14667a42012-04-03 17:58:35 +01002633 /* Big Hammer, we also need to ensure that any pending
2634 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2635 * current scanout is retired before unpinning the old
2636 * framebuffer.
2637 *
2638 * This should only fail upon a hung GPU, in which case we
2639 * can safely continue.
2640 */
2641 dev_priv->mm.interruptible = false;
2642 ret = i915_gem_object_finish_gpu(obj);
2643 dev_priv->mm.interruptible = was_interruptible;
2644
2645 return ret;
2646}
2647
Chris Wilson7d5e3792014-03-04 13:15:08 +00002648static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)
2649{
2650 struct drm_device *dev = crtc->dev;
2651 struct drm_i915_private *dev_priv = dev->dev_private;
2652 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2653 unsigned long flags;
2654 bool pending;
2655
2656 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
2657 intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
2658 return false;
2659
2660 spin_lock_irqsave(&dev->event_lock, flags);
2661 pending = to_intel_crtc(crtc)->unpin_work != NULL;
2662 spin_unlock_irqrestore(&dev->event_lock, flags);
2663
2664 return pending;
2665}
2666
Chris Wilson14667a42012-04-03 17:58:35 +01002667static int
Kristian Høgsberg3c4fdcf2008-12-17 22:14:46 -05002668intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
Daniel Vetter94352cf2012-07-05 22:51:56 +02002669 struct drm_framebuffer *fb)
Jesse Barnes79e53942008-11-07 14:24:08 -08002670{
2671 struct drm_device *dev = crtc->dev;
Chris Wilson6b8e6ed2012-04-17 15:08:19 +01002672 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes79e53942008-11-07 14:24:08 -08002673 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vettera071fa02014-06-18 23:28:09 +02002674 enum pipe pipe = intel_crtc->pipe;
Matt Roper2ff8fde2014-07-08 07:50:07 -07002675 struct drm_framebuffer *old_fb = crtc->primary->fb;
2676 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
2677 struct drm_i915_gem_object *old_obj = intel_fb_obj(old_fb);
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002678 int ret;
Jesse Barnes79e53942008-11-07 14:24:08 -08002679
Chris Wilson7d5e3792014-03-04 13:15:08 +00002680 if (intel_crtc_has_pending_flip(crtc)) {
2681 DRM_ERROR("pipe is still busy with an old pageflip\n");
2682 return -EBUSY;
2683 }
2684
Jesse Barnes79e53942008-11-07 14:24:08 -08002685 /* no fb bound */
Daniel Vetter94352cf2012-07-05 22:51:56 +02002686 if (!fb) {
Jesse Barnesa5071c22011-07-19 15:38:56 -07002687 DRM_ERROR("No FB bound\n");
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002688 return 0;
2689 }
2690
Ben Widawsky7eb552a2013-03-13 14:05:41 -07002691 if (intel_crtc->plane > INTEL_INFO(dev)->num_pipes) {
Ville Syrjälä84f44ce2013-04-17 17:48:49 +03002692 DRM_ERROR("no plane for crtc: plane %c, num_pipes %d\n",
2693 plane_name(intel_crtc->plane),
2694 INTEL_INFO(dev)->num_pipes);
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002695 return -EINVAL;
Jesse Barnes79e53942008-11-07 14:24:08 -08002696 }
2697
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002698 mutex_lock(&dev->struct_mutex);
Daniel Vettera071fa02014-06-18 23:28:09 +02002699 ret = intel_pin_and_fence_fb_obj(dev, obj, NULL);
2700 if (ret == 0)
Matt Roper91565c82014-06-24 17:05:02 -07002701 i915_gem_track_fb(old_obj, obj,
Daniel Vettera071fa02014-06-18 23:28:09 +02002702 INTEL_FRONTBUFFER_PRIMARY(pipe));
Ville Syrjälä8ac36ec2014-03-11 19:37:33 +02002703 mutex_unlock(&dev->struct_mutex);
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002704 if (ret != 0) {
Jesse Barnesa5071c22011-07-19 15:38:56 -07002705 DRM_ERROR("pin & fence failed\n");
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002706 return ret;
2707 }
Kristian Høgsberg3c4fdcf2008-12-17 22:14:46 -05002708
Damien Lespiaubb2043d2013-09-30 14:21:49 +01002709 /*
2710 * Update pipe size and adjust fitter if needed: the reason for this is
2711 * that in compute_mode_changes we check the native mode (not the pfit
2712 * mode) to see if we can flip rather than do a full mode set. In the
2713 * fastboot case, we'll flip, but if we don't update the pipesrc and
2714 * pfit state, we'll end up with a big fb scanned out into the wrong
2715 * sized surface.
2716 *
2717 * To fix this properly, we need to hoist the checks up into
2718 * compute_mode_changes (or above), check the actual pfit state and
2719 * whether the platform allows pfit disable with pipe active, and only
2720 * then update the pipesrc and pfit state, even on the flip path.
2721 */
Jani Nikulad330a952014-01-21 11:24:25 +02002722 if (i915.fastboot) {
Damien Lespiaud7bf63f2013-09-30 14:21:50 +01002723 const struct drm_display_mode *adjusted_mode =
2724 &intel_crtc->config.adjusted_mode;
2725
Jesse Barnes4d6a3e62013-06-26 01:38:18 +03002726 I915_WRITE(PIPESRC(intel_crtc->pipe),
Damien Lespiaud7bf63f2013-09-30 14:21:50 +01002727 ((adjusted_mode->crtc_hdisplay - 1) << 16) |
2728 (adjusted_mode->crtc_vdisplay - 1));
Chris Wilsonfd4daa92013-08-27 17:04:17 +01002729 if (!intel_crtc->config.pch_pfit.enabled &&
Jesse Barnes4d6a3e62013-06-26 01:38:18 +03002730 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) ||
2731 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
2732 I915_WRITE(PF_CTL(intel_crtc->pipe), 0);
2733 I915_WRITE(PF_WIN_POS(intel_crtc->pipe), 0);
2734 I915_WRITE(PF_WIN_SZ(intel_crtc->pipe), 0);
2735 }
Jesse Barnes0637d602013-12-19 10:48:01 -08002736 intel_crtc->config.pipe_src_w = adjusted_mode->crtc_hdisplay;
2737 intel_crtc->config.pipe_src_h = adjusted_mode->crtc_vdisplay;
Jesse Barnes4d6a3e62013-06-26 01:38:18 +03002738 }
2739
Daniel Vetter29b9bde2014-04-24 23:55:01 +02002740 dev_priv->display.update_primary_plane(crtc, fb, x, y);
Kristian Høgsberg3c4fdcf2008-12-17 22:14:46 -05002741
Daniel Vetterf99d7062014-06-19 16:01:59 +02002742 if (intel_crtc->active)
2743 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
2744
Matt Roperf4510a22014-04-01 15:22:40 -07002745 crtc->primary->fb = fb;
Daniel Vetter6c4c86f2012-09-10 21:58:30 +02002746 crtc->x = x;
2747 crtc->y = y;
Daniel Vetter94352cf2012-07-05 22:51:56 +02002748
Chris Wilsonb7f1de22010-12-14 16:09:31 +00002749 if (old_fb) {
Daniel Vetterd7697ee2013-06-02 17:23:01 +02002750 if (intel_crtc->active && old_fb != fb)
2751 intel_wait_for_vblank(dev, intel_crtc->pipe);
Ville Syrjälä8ac36ec2014-03-11 19:37:33 +02002752 mutex_lock(&dev->struct_mutex);
Matt Roper2ff8fde2014-07-08 07:50:07 -07002753 intel_unpin_fb_obj(old_obj);
Ville Syrjälä8ac36ec2014-03-11 19:37:33 +02002754 mutex_unlock(&dev->struct_mutex);
Chris Wilsonb7f1de22010-12-14 16:09:31 +00002755 }
Jesse Barnes652c3932009-08-17 13:31:43 -07002756
Ville Syrjälä8ac36ec2014-03-11 19:37:33 +02002757 mutex_lock(&dev->struct_mutex);
Chris Wilson6b8e6ed2012-04-17 15:08:19 +01002758 intel_update_fbc(dev);
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002759 mutex_unlock(&dev->struct_mutex);
Jesse Barnes79e53942008-11-07 14:24:08 -08002760
Chris Wilson5c3b82e2009-02-11 13:25:09 +00002761 return 0;
Jesse Barnes79e53942008-11-07 14:24:08 -08002762}
2763
Zhenyu Wang5e84e1a2010-10-28 16:38:08 +08002764static void intel_fdi_normal_train(struct drm_crtc *crtc)
2765{
2766 struct drm_device *dev = crtc->dev;
2767 struct drm_i915_private *dev_priv = dev->dev_private;
2768 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2769 int pipe = intel_crtc->pipe;
2770 u32 reg, temp;
2771
2772 /* enable normal train */
2773 reg = FDI_TX_CTL(pipe);
2774 temp = I915_READ(reg);
Keith Packard61e499b2011-05-17 16:13:52 -07002775 if (IS_IVYBRIDGE(dev)) {
Jesse Barnes357555c2011-04-28 15:09:55 -07002776 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2777 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
Keith Packard61e499b2011-05-17 16:13:52 -07002778 } else {
2779 temp &= ~FDI_LINK_TRAIN_NONE;
2780 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
Jesse Barnes357555c2011-04-28 15:09:55 -07002781 }
Zhenyu Wang5e84e1a2010-10-28 16:38:08 +08002782 I915_WRITE(reg, temp);
2783
2784 reg = FDI_RX_CTL(pipe);
2785 temp = I915_READ(reg);
2786 if (HAS_PCH_CPT(dev)) {
2787 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2788 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2789 } else {
2790 temp &= ~FDI_LINK_TRAIN_NONE;
2791 temp |= FDI_LINK_TRAIN_NONE;
2792 }
2793 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2794
2795 /* wait one idle pattern time */
2796 POSTING_READ(reg);
2797 udelay(1000);
Jesse Barnes357555c2011-04-28 15:09:55 -07002798
2799 /* IVB wants error correction enabled */
2800 if (IS_IVYBRIDGE(dev))
2801 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2802 FDI_FE_ERRC_ENABLE);
Zhenyu Wang5e84e1a2010-10-28 16:38:08 +08002803}
2804
Daniel Vetter1fbc0d72013-10-29 12:04:08 +01002805static bool pipe_has_enabled_pch(struct intel_crtc *crtc)
Daniel Vetter1e833f42013-02-19 22:31:57 +01002806{
Daniel Vetter1fbc0d72013-10-29 12:04:08 +01002807 return crtc->base.enabled && crtc->active &&
2808 crtc->config.has_pch_encoder;
Daniel Vetter1e833f42013-02-19 22:31:57 +01002809}
2810
Daniel Vetter01a415f2012-10-27 15:58:40 +02002811static void ivb_modeset_global_resources(struct drm_device *dev)
2812{
2813 struct drm_i915_private *dev_priv = dev->dev_private;
2814 struct intel_crtc *pipe_B_crtc =
2815 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
2816 struct intel_crtc *pipe_C_crtc =
2817 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]);
2818 uint32_t temp;
2819
Daniel Vetter1e833f42013-02-19 22:31:57 +01002820 /*
2821 * When everything is off disable fdi C so that we could enable fdi B
2822 * with all lanes. Note that we don't care about enabled pipes without
2823 * an enabled pch encoder.
2824 */
2825 if (!pipe_has_enabled_pch(pipe_B_crtc) &&
2826 !pipe_has_enabled_pch(pipe_C_crtc)) {
Daniel Vetter01a415f2012-10-27 15:58:40 +02002827 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
2828 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
2829
2830 temp = I915_READ(SOUTH_CHICKEN1);
2831 temp &= ~FDI_BC_BIFURCATION_SELECT;
2832 DRM_DEBUG_KMS("disabling fdi C rx\n");
2833 I915_WRITE(SOUTH_CHICKEN1, temp);
2834 }
2835}
2836
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002837/* The FDI link training functions for ILK/Ibexpeak. */
2838static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2839{
2840 struct drm_device *dev = crtc->dev;
2841 struct drm_i915_private *dev_priv = dev->dev_private;
2842 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2843 int pipe = intel_crtc->pipe;
Chris Wilson5eddb702010-09-11 13:48:45 +01002844 u32 reg, temp, tries;
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002845
Ville Syrjälä1c8562f2014-04-25 22:12:07 +03002846 /* FDI needs bits from pipe first */
Jesse Barnes0fc932b2011-01-04 15:09:37 -08002847 assert_pipe_enabled(dev_priv, pipe);
Jesse Barnes0fc932b2011-01-04 15:09:37 -08002848
Adam Jacksone1a44742010-06-25 15:32:14 -04002849 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2850 for train result */
Chris Wilson5eddb702010-09-11 13:48:45 +01002851 reg = FDI_RX_IMR(pipe);
2852 temp = I915_READ(reg);
Adam Jacksone1a44742010-06-25 15:32:14 -04002853 temp &= ~FDI_RX_SYMBOL_LOCK;
2854 temp &= ~FDI_RX_BIT_LOCK;
Chris Wilson5eddb702010-09-11 13:48:45 +01002855 I915_WRITE(reg, temp);
2856 I915_READ(reg);
Adam Jacksone1a44742010-06-25 15:32:14 -04002857 udelay(150);
2858
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002859 /* enable CPU FDI TX and PCH FDI RX */
Chris Wilson5eddb702010-09-11 13:48:45 +01002860 reg = FDI_TX_CTL(pipe);
2861 temp = I915_READ(reg);
Daniel Vetter627eb5a2013-04-29 19:33:42 +02002862 temp &= ~FDI_DP_PORT_WIDTH_MASK;
2863 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002864 temp &= ~FDI_LINK_TRAIN_NONE;
2865 temp |= FDI_LINK_TRAIN_PATTERN_1;
Chris Wilson5eddb702010-09-11 13:48:45 +01002866 I915_WRITE(reg, temp | FDI_TX_ENABLE);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002867
Chris Wilson5eddb702010-09-11 13:48:45 +01002868 reg = FDI_RX_CTL(pipe);
2869 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002870 temp &= ~FDI_LINK_TRAIN_NONE;
2871 temp |= FDI_LINK_TRAIN_PATTERN_1;
Chris Wilson5eddb702010-09-11 13:48:45 +01002872 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2873
2874 POSTING_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002875 udelay(150);
2876
Jesse Barnes5b2adf82010-10-07 16:01:15 -07002877 /* Ironlake workaround, enable clock pointer after FDI enable*/
Daniel Vetter8f5718a2012-10-31 22:52:28 +01002878 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2879 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2880 FDI_RX_PHASE_SYNC_POINTER_EN);
Jesse Barnes5b2adf82010-10-07 16:01:15 -07002881
Chris Wilson5eddb702010-09-11 13:48:45 +01002882 reg = FDI_RX_IIR(pipe);
Adam Jacksone1a44742010-06-25 15:32:14 -04002883 for (tries = 0; tries < 5; tries++) {
Chris Wilson5eddb702010-09-11 13:48:45 +01002884 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002885 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2886
2887 if ((temp & FDI_RX_BIT_LOCK)) {
2888 DRM_DEBUG_KMS("FDI train 1 done.\n");
Chris Wilson5eddb702010-09-11 13:48:45 +01002889 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002890 break;
2891 }
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002892 }
Adam Jacksone1a44742010-06-25 15:32:14 -04002893 if (tries == 5)
Chris Wilson5eddb702010-09-11 13:48:45 +01002894 DRM_ERROR("FDI train 1 fail!\n");
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002895
2896 /* Train 2 */
Chris Wilson5eddb702010-09-11 13:48:45 +01002897 reg = FDI_TX_CTL(pipe);
2898 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002899 temp &= ~FDI_LINK_TRAIN_NONE;
2900 temp |= FDI_LINK_TRAIN_PATTERN_2;
Chris Wilson5eddb702010-09-11 13:48:45 +01002901 I915_WRITE(reg, temp);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002902
Chris Wilson5eddb702010-09-11 13:48:45 +01002903 reg = FDI_RX_CTL(pipe);
2904 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002905 temp &= ~FDI_LINK_TRAIN_NONE;
2906 temp |= FDI_LINK_TRAIN_PATTERN_2;
Chris Wilson5eddb702010-09-11 13:48:45 +01002907 I915_WRITE(reg, temp);
2908
2909 POSTING_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002910 udelay(150);
2911
Chris Wilson5eddb702010-09-11 13:48:45 +01002912 reg = FDI_RX_IIR(pipe);
Adam Jacksone1a44742010-06-25 15:32:14 -04002913 for (tries = 0; tries < 5; tries++) {
Chris Wilson5eddb702010-09-11 13:48:45 +01002914 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002915 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2916
2917 if (temp & FDI_RX_SYMBOL_LOCK) {
Chris Wilson5eddb702010-09-11 13:48:45 +01002918 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002919 DRM_DEBUG_KMS("FDI train 2 done.\n");
2920 break;
2921 }
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002922 }
Adam Jacksone1a44742010-06-25 15:32:14 -04002923 if (tries == 5)
Chris Wilson5eddb702010-09-11 13:48:45 +01002924 DRM_ERROR("FDI train 2 fail!\n");
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002925
2926 DRM_DEBUG_KMS("FDI train done\n");
Jesse Barnes5c5313c2010-10-07 16:01:11 -07002927
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002928}
2929
Akshay Joshi0206e352011-08-16 15:34:10 -04002930static const int snb_b_fdi_train_param[] = {
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002931 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2932 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2933 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2934 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2935};
2936
2937/* The FDI link training functions for SNB/Cougarpoint. */
2938static void gen6_fdi_link_train(struct drm_crtc *crtc)
2939{
2940 struct drm_device *dev = crtc->dev;
2941 struct drm_i915_private *dev_priv = dev->dev_private;
2942 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2943 int pipe = intel_crtc->pipe;
Sean Paulfa37d392012-03-02 12:53:39 -05002944 u32 reg, temp, i, retry;
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002945
Adam Jacksone1a44742010-06-25 15:32:14 -04002946 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2947 for train result */
Chris Wilson5eddb702010-09-11 13:48:45 +01002948 reg = FDI_RX_IMR(pipe);
2949 temp = I915_READ(reg);
Adam Jacksone1a44742010-06-25 15:32:14 -04002950 temp &= ~FDI_RX_SYMBOL_LOCK;
2951 temp &= ~FDI_RX_BIT_LOCK;
Chris Wilson5eddb702010-09-11 13:48:45 +01002952 I915_WRITE(reg, temp);
2953
2954 POSTING_READ(reg);
Adam Jacksone1a44742010-06-25 15:32:14 -04002955 udelay(150);
2956
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002957 /* enable CPU FDI TX and PCH FDI RX */
Chris Wilson5eddb702010-09-11 13:48:45 +01002958 reg = FDI_TX_CTL(pipe);
2959 temp = I915_READ(reg);
Daniel Vetter627eb5a2013-04-29 19:33:42 +02002960 temp &= ~FDI_DP_PORT_WIDTH_MASK;
2961 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002962 temp &= ~FDI_LINK_TRAIN_NONE;
2963 temp |= FDI_LINK_TRAIN_PATTERN_1;
2964 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2965 /* SNB-B */
2966 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
Chris Wilson5eddb702010-09-11 13:48:45 +01002967 I915_WRITE(reg, temp | FDI_TX_ENABLE);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002968
Daniel Vetterd74cf322012-10-26 10:58:13 +02002969 I915_WRITE(FDI_RX_MISC(pipe),
2970 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
2971
Chris Wilson5eddb702010-09-11 13:48:45 +01002972 reg = FDI_RX_CTL(pipe);
2973 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002974 if (HAS_PCH_CPT(dev)) {
2975 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2976 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2977 } else {
2978 temp &= ~FDI_LINK_TRAIN_NONE;
2979 temp |= FDI_LINK_TRAIN_PATTERN_1;
2980 }
Chris Wilson5eddb702010-09-11 13:48:45 +01002981 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2982
2983 POSTING_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002984 udelay(150);
2985
Akshay Joshi0206e352011-08-16 15:34:10 -04002986 for (i = 0; i < 4; i++) {
Chris Wilson5eddb702010-09-11 13:48:45 +01002987 reg = FDI_TX_CTL(pipe);
2988 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002989 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2990 temp |= snb_b_fdi_train_param[i];
Chris Wilson5eddb702010-09-11 13:48:45 +01002991 I915_WRITE(reg, temp);
2992
2993 POSTING_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08002994 udelay(500);
2995
Sean Paulfa37d392012-03-02 12:53:39 -05002996 for (retry = 0; retry < 5; retry++) {
2997 reg = FDI_RX_IIR(pipe);
2998 temp = I915_READ(reg);
2999 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3000 if (temp & FDI_RX_BIT_LOCK) {
3001 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3002 DRM_DEBUG_KMS("FDI train 1 done.\n");
3003 break;
3004 }
3005 udelay(50);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003006 }
Sean Paulfa37d392012-03-02 12:53:39 -05003007 if (retry < 5)
3008 break;
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003009 }
3010 if (i == 4)
Chris Wilson5eddb702010-09-11 13:48:45 +01003011 DRM_ERROR("FDI train 1 fail!\n");
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003012
3013 /* Train 2 */
Chris Wilson5eddb702010-09-11 13:48:45 +01003014 reg = FDI_TX_CTL(pipe);
3015 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003016 temp &= ~FDI_LINK_TRAIN_NONE;
3017 temp |= FDI_LINK_TRAIN_PATTERN_2;
3018 if (IS_GEN6(dev)) {
3019 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3020 /* SNB-B */
3021 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
3022 }
Chris Wilson5eddb702010-09-11 13:48:45 +01003023 I915_WRITE(reg, temp);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003024
Chris Wilson5eddb702010-09-11 13:48:45 +01003025 reg = FDI_RX_CTL(pipe);
3026 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003027 if (HAS_PCH_CPT(dev)) {
3028 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3029 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
3030 } else {
3031 temp &= ~FDI_LINK_TRAIN_NONE;
3032 temp |= FDI_LINK_TRAIN_PATTERN_2;
3033 }
Chris Wilson5eddb702010-09-11 13:48:45 +01003034 I915_WRITE(reg, temp);
3035
3036 POSTING_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003037 udelay(150);
3038
Akshay Joshi0206e352011-08-16 15:34:10 -04003039 for (i = 0; i < 4; i++) {
Chris Wilson5eddb702010-09-11 13:48:45 +01003040 reg = FDI_TX_CTL(pipe);
3041 temp = I915_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003042 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3043 temp |= snb_b_fdi_train_param[i];
Chris Wilson5eddb702010-09-11 13:48:45 +01003044 I915_WRITE(reg, temp);
3045
3046 POSTING_READ(reg);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003047 udelay(500);
3048
Sean Paulfa37d392012-03-02 12:53:39 -05003049 for (retry = 0; retry < 5; retry++) {
3050 reg = FDI_RX_IIR(pipe);
3051 temp = I915_READ(reg);
3052 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3053 if (temp & FDI_RX_SYMBOL_LOCK) {
3054 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3055 DRM_DEBUG_KMS("FDI train 2 done.\n");
3056 break;
3057 }
3058 udelay(50);
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003059 }
Sean Paulfa37d392012-03-02 12:53:39 -05003060 if (retry < 5)
3061 break;
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003062 }
3063 if (i == 4)
Chris Wilson5eddb702010-09-11 13:48:45 +01003064 DRM_ERROR("FDI train 2 fail!\n");
Zhenyu Wang8db9d772010-04-07 16:15:54 +08003065
3066 DRM_DEBUG_KMS("FDI train done.\n");
3067}
3068
Jesse Barnes357555c2011-04-28 15:09:55 -07003069/* Manual link training for Ivy Bridge A0 parts */
3070static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
3071{
3072 struct drm_device *dev = crtc->dev;
3073 struct drm_i915_private *dev_priv = dev->dev_private;
3074 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3075 int pipe = intel_crtc->pipe;
Jesse Barnes139ccd32013-08-19 11:04:55 -07003076 u32 reg, temp, i, j;
Jesse Barnes357555c2011-04-28 15:09:55 -07003077
3078 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3079 for train result */
3080 reg = FDI_RX_IMR(pipe);
3081 temp = I915_READ(reg);
3082 temp &= ~FDI_RX_SYMBOL_LOCK;
3083 temp &= ~FDI_RX_BIT_LOCK;
3084 I915_WRITE(reg, temp);
3085
3086 POSTING_READ(reg);
3087 udelay(150);
3088
Daniel Vetter01a415f2012-10-27 15:58:40 +02003089 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
3090 I915_READ(FDI_RX_IIR(pipe)));
3091
Jesse Barnes139ccd32013-08-19 11:04:55 -07003092 /* Try each vswing and preemphasis setting twice before moving on */
3093 for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) {
3094 /* disable first in case we need to retry */
Jesse Barnes357555c2011-04-28 15:09:55 -07003095 reg = FDI_TX_CTL(pipe);
3096 temp = I915_READ(reg);
Jesse Barnes139ccd32013-08-19 11:04:55 -07003097 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
3098 temp &= ~FDI_TX_ENABLE;
3099 I915_WRITE(reg, temp);
3100
3101 reg = FDI_RX_CTL(pipe);
3102 temp = I915_READ(reg);
3103 temp &= ~FDI_LINK_TRAIN_AUTO;
3104 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3105 temp &= ~FDI_RX_ENABLE;
3106 I915_WRITE(reg, temp);
3107
3108 /* enable CPU FDI TX and PCH FDI RX */
3109 reg = FDI_TX_CTL(pipe);
3110 temp = I915_READ(reg);
3111 temp &= ~FDI_DP_PORT_WIDTH_MASK;
3112 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
3113 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
Jesse Barnes357555c2011-04-28 15:09:55 -07003114 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
Jesse Barnes139ccd32013-08-19 11:04:55 -07003115 temp |= snb_b_fdi_train_param[j/2];
3116 temp |= FDI_COMPOSITE_SYNC;
3117 I915_WRITE(reg, temp | FDI_TX_ENABLE);
3118
3119 I915_WRITE(FDI_RX_MISC(pipe),
3120 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
3121
3122 reg = FDI_RX_CTL(pipe);
3123 temp = I915_READ(reg);
3124 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3125 temp |= FDI_COMPOSITE_SYNC;
3126 I915_WRITE(reg, temp | FDI_RX_ENABLE);
3127
3128 POSTING_READ(reg);
3129 udelay(1); /* should be 0.5us */
3130
3131 for (i = 0; i < 4; i++) {
3132 reg = FDI_RX_IIR(pipe);
3133 temp = I915_READ(reg);
3134 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3135
3136 if (temp & FDI_RX_BIT_LOCK ||
3137 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
3138 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3139 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n",
3140 i);
3141 break;
3142 }
3143 udelay(1); /* should be 0.5us */
3144 }
3145 if (i == 4) {
3146 DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2);
3147 continue;
3148 }
3149
3150 /* Train 2 */
3151 reg = FDI_TX_CTL(pipe);
3152 temp = I915_READ(reg);
3153 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
3154 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
3155 I915_WRITE(reg, temp);
3156
3157 reg = FDI_RX_CTL(pipe);
3158 temp = I915_READ(reg);
3159 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3160 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
Jesse Barnes357555c2011-04-28 15:09:55 -07003161 I915_WRITE(reg, temp);
3162
3163 POSTING_READ(reg);
Jesse Barnes139ccd32013-08-19 11:04:55 -07003164 udelay(2); /* should be 1.5us */
Jesse Barnes357555c2011-04-28 15:09:55 -07003165
Jesse Barnes139ccd32013-08-19 11:04:55 -07003166 for (i = 0; i < 4; i++) {
3167 reg = FDI_RX_IIR(pipe);
3168 temp = I915_READ(reg);
3169 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
Jesse Barnes357555c2011-04-28 15:09:55 -07003170
Jesse Barnes139ccd32013-08-19 11:04:55 -07003171 if (temp & FDI_RX_SYMBOL_LOCK ||
3172 (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) {
3173 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3174 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n",
3175 i);
3176 goto train_done;
3177 }
3178 udelay(2); /* should be 1.5us */
Jesse Barnes357555c2011-04-28 15:09:55 -07003179 }
Jesse Barnes139ccd32013-08-19 11:04:55 -07003180 if (i == 4)
3181 DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2);
Jesse Barnes357555c2011-04-28 15:09:55 -07003182 }
Jesse Barnes357555c2011-04-28 15:09:55 -07003183
Jesse Barnes139ccd32013-08-19 11:04:55 -07003184train_done:
Jesse Barnes357555c2011-04-28 15:09:55 -07003185 DRM_DEBUG_KMS("FDI train done.\n");
3186}
3187
Daniel Vetter88cefb62012-08-12 19:27:14 +02003188static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
Jesse Barnes0e23b992010-09-10 11:10:00 -07003189{
Daniel Vetter88cefb62012-08-12 19:27:14 +02003190 struct drm_device *dev = intel_crtc->base.dev;
Jesse Barnes0e23b992010-09-10 11:10:00 -07003191 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes0e23b992010-09-10 11:10:00 -07003192 int pipe = intel_crtc->pipe;
Chris Wilson5eddb702010-09-11 13:48:45 +01003193 u32 reg, temp;
Jesse Barnes0e23b992010-09-10 11:10:00 -07003194
Jesse Barnesc64e3112010-09-10 11:27:03 -07003195
Jesse Barnes0e23b992010-09-10 11:10:00 -07003196 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
Chris Wilson5eddb702010-09-11 13:48:45 +01003197 reg = FDI_RX_CTL(pipe);
3198 temp = I915_READ(reg);
Daniel Vetter627eb5a2013-04-29 19:33:42 +02003199 temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16));
3200 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
Daniel Vetterdfd07d72012-12-17 11:21:38 +01003201 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
Chris Wilson5eddb702010-09-11 13:48:45 +01003202 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
3203
3204 POSTING_READ(reg);
Jesse Barnes0e23b992010-09-10 11:10:00 -07003205 udelay(200);
3206
3207 /* Switch from Rawclk to PCDclk */
Chris Wilson5eddb702010-09-11 13:48:45 +01003208 temp = I915_READ(reg);
3209 I915_WRITE(reg, temp | FDI_PCDCLK);
3210
3211 POSTING_READ(reg);
Jesse Barnes0e23b992010-09-10 11:10:00 -07003212 udelay(200);
3213
Paulo Zanoni20749732012-11-23 15:30:38 -02003214 /* Enable CPU FDI TX PLL, always on for Ironlake */
3215 reg = FDI_TX_CTL(pipe);
3216 temp = I915_READ(reg);
3217 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
3218 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
Chris Wilson5eddb702010-09-11 13:48:45 +01003219
Paulo Zanoni20749732012-11-23 15:30:38 -02003220 POSTING_READ(reg);
3221 udelay(100);
Jesse Barnes0e23b992010-09-10 11:10:00 -07003222 }
3223}
3224
Daniel Vetter88cefb62012-08-12 19:27:14 +02003225static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
3226{
3227 struct drm_device *dev = intel_crtc->base.dev;
3228 struct drm_i915_private *dev_priv = dev->dev_private;
3229 int pipe = intel_crtc->pipe;
3230 u32 reg, temp;
3231
3232 /* Switch from PCDclk to Rawclk */
3233 reg = FDI_RX_CTL(pipe);
3234 temp = I915_READ(reg);
3235 I915_WRITE(reg, temp & ~FDI_PCDCLK);
3236
3237 /* Disable CPU FDI TX PLL */
3238 reg = FDI_TX_CTL(pipe);
3239 temp = I915_READ(reg);
3240 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
3241
3242 POSTING_READ(reg);
3243 udelay(100);
3244
3245 reg = FDI_RX_CTL(pipe);
3246 temp = I915_READ(reg);
3247 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
3248
3249 /* Wait for the clocks to turn off. */
3250 POSTING_READ(reg);
3251 udelay(100);
3252}
3253
Jesse Barnes0fc932b2011-01-04 15:09:37 -08003254static void ironlake_fdi_disable(struct drm_crtc *crtc)
3255{
3256 struct drm_device *dev = crtc->dev;
3257 struct drm_i915_private *dev_priv = dev->dev_private;
3258 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3259 int pipe = intel_crtc->pipe;
3260 u32 reg, temp;
3261
3262 /* disable CPU FDI tx and PCH FDI rx */
3263 reg = FDI_TX_CTL(pipe);
3264 temp = I915_READ(reg);
3265 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
3266 POSTING_READ(reg);
3267
3268 reg = FDI_RX_CTL(pipe);
3269 temp = I915_READ(reg);
3270 temp &= ~(0x7 << 16);
Daniel Vetterdfd07d72012-12-17 11:21:38 +01003271 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
Jesse Barnes0fc932b2011-01-04 15:09:37 -08003272 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
3273
3274 POSTING_READ(reg);
3275 udelay(100);
3276
3277 /* Ironlake workaround, disable clock pointer after downing FDI */
Robin Schroereba905b2014-05-18 02:24:50 +02003278 if (HAS_PCH_IBX(dev))
Jesse Barnes6f06ce12011-01-04 15:09:38 -08003279 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
Jesse Barnes0fc932b2011-01-04 15:09:37 -08003280
3281 /* still set train pattern 1 */
3282 reg = FDI_TX_CTL(pipe);
3283 temp = I915_READ(reg);
3284 temp &= ~FDI_LINK_TRAIN_NONE;
3285 temp |= FDI_LINK_TRAIN_PATTERN_1;
3286 I915_WRITE(reg, temp);
3287
3288 reg = FDI_RX_CTL(pipe);
3289 temp = I915_READ(reg);
3290 if (HAS_PCH_CPT(dev)) {
3291 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3292 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3293 } else {
3294 temp &= ~FDI_LINK_TRAIN_NONE;
3295 temp |= FDI_LINK_TRAIN_PATTERN_1;
3296 }
3297 /* BPC in FDI rx is consistent with that in PIPECONF */
3298 temp &= ~(0x07 << 16);
Daniel Vetterdfd07d72012-12-17 11:21:38 +01003299 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
Jesse Barnes0fc932b2011-01-04 15:09:37 -08003300 I915_WRITE(reg, temp);
3301
3302 POSTING_READ(reg);
3303 udelay(100);
3304}
3305
Chris Wilson5dce5b932014-01-20 10:17:36 +00003306bool intel_has_pending_fb_unpin(struct drm_device *dev)
3307{
3308 struct intel_crtc *crtc;
3309
3310 /* Note that we don't need to be called with mode_config.lock here
3311 * as our list of CRTC objects is static for the lifetime of the
3312 * device and so cannot disappear as we iterate. Similarly, we can
3313 * happily treat the predicates as racy, atomic checks as userspace
3314 * cannot claim and pin a new fb without at least acquring the
3315 * struct_mutex and so serialising with us.
3316 */
Damien Lespiaud3fcc802014-05-13 23:32:22 +01003317 for_each_intel_crtc(dev, crtc) {
Chris Wilson5dce5b932014-01-20 10:17:36 +00003318 if (atomic_read(&crtc->unpin_work_count) == 0)
3319 continue;
3320
3321 if (crtc->unpin_work)
3322 intel_wait_for_vblank(dev, crtc->pipe);
3323
3324 return true;
3325 }
3326
3327 return false;
3328}
3329
Ville Syrjälä46a55d32014-05-21 14:04:46 +03003330void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
Chris Wilsone6c3a2a2010-09-23 23:04:43 +01003331{
Chris Wilson0f911282012-04-17 10:05:38 +01003332 struct drm_device *dev = crtc->dev;
Chris Wilson5bb61642012-09-27 21:25:58 +01003333 struct drm_i915_private *dev_priv = dev->dev_private;
Chris Wilsone6c3a2a2010-09-23 23:04:43 +01003334
Matt Roperf4510a22014-04-01 15:22:40 -07003335 if (crtc->primary->fb == NULL)
Chris Wilsone6c3a2a2010-09-23 23:04:43 +01003336 return;
3337
Daniel Vetter2c10d572012-12-20 21:24:07 +01003338 WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue));
3339
Daniel Vettereed6d672014-05-19 16:09:35 +02003340 WARN_ON(wait_event_timeout(dev_priv->pending_flip_queue,
3341 !intel_crtc_has_pending_flip(crtc),
3342 60*HZ) == 0);
Chris Wilson5bb61642012-09-27 21:25:58 +01003343
Chris Wilson0f911282012-04-17 10:05:38 +01003344 mutex_lock(&dev->struct_mutex);
Matt Roperf4510a22014-04-01 15:22:40 -07003345 intel_finish_fb(crtc->primary->fb);
Chris Wilson0f911282012-04-17 10:05:38 +01003346 mutex_unlock(&dev->struct_mutex);
Chris Wilsone6c3a2a2010-09-23 23:04:43 +01003347}
3348
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003349/* Program iCLKIP clock to the desired frequency */
3350static void lpt_program_iclkip(struct drm_crtc *crtc)
3351{
3352 struct drm_device *dev = crtc->dev;
3353 struct drm_i915_private *dev_priv = dev->dev_private;
Damien Lespiau241bfc32013-09-25 16:45:37 +01003354 int clock = to_intel_crtc(crtc)->config.adjusted_mode.crtc_clock;
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003355 u32 divsel, phaseinc, auxdiv, phasedir = 0;
3356 u32 temp;
3357
Daniel Vetter09153002012-12-12 14:06:44 +01003358 mutex_lock(&dev_priv->dpio_lock);
3359
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003360 /* It is necessary to ungate the pixclk gate prior to programming
3361 * the divisors, and gate it back when it is done.
3362 */
3363 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
3364
3365 /* Disable SSCCTL */
3366 intel_sbi_write(dev_priv, SBI_SSCCTL6,
Paulo Zanoni988d6ee2012-12-01 12:04:24 -02003367 intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) |
3368 SBI_SSCCTL_DISABLE,
3369 SBI_ICLK);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003370
3371 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
Ville Syrjälä12d7cee2013-09-04 18:25:19 +03003372 if (clock == 20000) {
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003373 auxdiv = 1;
3374 divsel = 0x41;
3375 phaseinc = 0x20;
3376 } else {
3377 /* The iCLK virtual clock root frequency is in MHz,
Damien Lespiau241bfc32013-09-25 16:45:37 +01003378 * but the adjusted_mode->crtc_clock in in KHz. To get the
3379 * divisors, it is necessary to divide one by another, so we
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003380 * convert the virtual clock precision to KHz here for higher
3381 * precision.
3382 */
3383 u32 iclk_virtual_root_freq = 172800 * 1000;
3384 u32 iclk_pi_range = 64;
3385 u32 desired_divisor, msb_divisor_value, pi_value;
3386
Ville Syrjälä12d7cee2013-09-04 18:25:19 +03003387 desired_divisor = (iclk_virtual_root_freq / clock);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003388 msb_divisor_value = desired_divisor / iclk_pi_range;
3389 pi_value = desired_divisor % iclk_pi_range;
3390
3391 auxdiv = 0;
3392 divsel = msb_divisor_value - 2;
3393 phaseinc = pi_value;
3394 }
3395
3396 /* This should not happen with any sane values */
3397 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
3398 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
3399 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
3400 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
3401
3402 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
Ville Syrjälä12d7cee2013-09-04 18:25:19 +03003403 clock,
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003404 auxdiv,
3405 divsel,
3406 phasedir,
3407 phaseinc);
3408
3409 /* Program SSCDIVINTPHASE6 */
Paulo Zanoni988d6ee2012-12-01 12:04:24 -02003410 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003411 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
3412 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
3413 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
3414 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
3415 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
3416 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
Paulo Zanoni988d6ee2012-12-01 12:04:24 -02003417 intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003418
3419 /* Program SSCAUXDIV */
Paulo Zanoni988d6ee2012-12-01 12:04:24 -02003420 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003421 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
3422 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
Paulo Zanoni988d6ee2012-12-01 12:04:24 -02003423 intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003424
3425 /* Enable modulator and associated divider */
Paulo Zanoni988d6ee2012-12-01 12:04:24 -02003426 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003427 temp &= ~SBI_SSCCTL_DISABLE;
Paulo Zanoni988d6ee2012-12-01 12:04:24 -02003428 intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003429
3430 /* Wait for initialization time */
3431 udelay(24);
3432
3433 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
Daniel Vetter09153002012-12-12 14:06:44 +01003434
3435 mutex_unlock(&dev_priv->dpio_lock);
Eugeni Dodonove615efe2012-05-09 15:37:26 -03003436}
3437
Daniel Vetter275f01b22013-05-03 11:49:47 +02003438static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc,
3439 enum pipe pch_transcoder)
3440{
3441 struct drm_device *dev = crtc->base.dev;
3442 struct drm_i915_private *dev_priv = dev->dev_private;
3443 enum transcoder cpu_transcoder = crtc->config.cpu_transcoder;
3444
3445 I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder),
3446 I915_READ(HTOTAL(cpu_transcoder)));
3447 I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder),
3448 I915_READ(HBLANK(cpu_transcoder)));
3449 I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder),
3450 I915_READ(HSYNC(cpu_transcoder)));
3451
3452 I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder),
3453 I915_READ(VTOTAL(cpu_transcoder)));
3454 I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder),
3455 I915_READ(VBLANK(cpu_transcoder)));
3456 I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder),
3457 I915_READ(VSYNC(cpu_transcoder)));
3458 I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder),
3459 I915_READ(VSYNCSHIFT(cpu_transcoder)));
3460}
3461
Daniel Vetter1fbc0d72013-10-29 12:04:08 +01003462static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev)
3463{
3464 struct drm_i915_private *dev_priv = dev->dev_private;
3465 uint32_t temp;
3466
3467 temp = I915_READ(SOUTH_CHICKEN1);
3468 if (temp & FDI_BC_BIFURCATION_SELECT)
3469 return;
3470
3471 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
3472 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
3473
3474 temp |= FDI_BC_BIFURCATION_SELECT;
3475 DRM_DEBUG_KMS("enabling fdi C rx\n");
3476 I915_WRITE(SOUTH_CHICKEN1, temp);
3477 POSTING_READ(SOUTH_CHICKEN1);
3478}
3479
3480static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc)
3481{
3482 struct drm_device *dev = intel_crtc->base.dev;
3483 struct drm_i915_private *dev_priv = dev->dev_private;
3484
3485 switch (intel_crtc->pipe) {
3486 case PIPE_A:
3487 break;
3488 case PIPE_B:
3489 if (intel_crtc->config.fdi_lanes > 2)
3490 WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT);
3491 else
3492 cpt_enable_fdi_bc_bifurcation(dev);
3493
3494 break;
3495 case PIPE_C:
3496 cpt_enable_fdi_bc_bifurcation(dev);
3497
3498 break;
3499 default:
3500 BUG();
3501 }
3502}
3503
Jesse Barnesf67a5592011-01-05 10:31:48 -08003504/*
3505 * Enable PCH resources required for PCH ports:
3506 * - PCH PLLs
3507 * - FDI training & RX/TX
3508 * - update transcoder timings
3509 * - DP transcoding bits
3510 * - transcoder
3511 */
3512static void ironlake_pch_enable(struct drm_crtc *crtc)
Jesse Barnes79e53942008-11-07 14:24:08 -08003513{
3514 struct drm_device *dev = crtc->dev;
Zhenyu Wang2c072452009-06-05 15:38:42 +08003515 struct drm_i915_private *dev_priv = dev->dev_private;
3516 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3517 int pipe = intel_crtc->pipe;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003518 u32 reg, temp;
Jesse Barnes6be4a602010-09-10 10:26:01 -07003519
Daniel Vetterab9412b2013-05-03 11:49:46 +02003520 assert_pch_transcoder_disabled(dev_priv, pipe);
Chris Wilsone7e164d2012-05-11 09:21:25 +01003521
Daniel Vetter1fbc0d72013-10-29 12:04:08 +01003522 if (IS_IVYBRIDGE(dev))
3523 ivybridge_update_fdi_bc_bifurcation(intel_crtc);
3524
Daniel Vettercd986ab2012-10-26 10:58:12 +02003525 /* Write the TU size bits before fdi link training, so that error
3526 * detection works. */
3527 I915_WRITE(FDI_RX_TUSIZE1(pipe),
3528 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
3529
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003530 /* For PCH output, training FDI link */
Jesse Barnes674cf962011-04-28 14:27:04 -07003531 dev_priv->display.fdi_link_train(crtc);
Jesse Barnes6be4a602010-09-10 10:26:01 -07003532
Daniel Vetter3ad8a202013-06-05 13:34:32 +02003533 /* We need to program the right clock selection before writing the pixel
3534 * mutliplier into the DPLL. */
Paulo Zanoni303b81e2012-10-31 18:12:23 -02003535 if (HAS_PCH_CPT(dev)) {
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003536 u32 sel;
Jesse Barnes4b645f12011-10-12 09:51:31 -07003537
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003538 temp = I915_READ(PCH_DPLL_SEL);
Daniel Vetter11887392013-06-05 13:34:09 +02003539 temp |= TRANS_DPLL_ENABLE(pipe);
3540 sel = TRANS_DPLLB_SEL(pipe);
Daniel Vettera43f6e02013-06-07 23:10:32 +02003541 if (intel_crtc->config.shared_dpll == DPLL_ID_PCH_PLL_B)
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003542 temp |= sel;
3543 else
3544 temp &= ~sel;
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003545 I915_WRITE(PCH_DPLL_SEL, temp);
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003546 }
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003547
Daniel Vetter3ad8a202013-06-05 13:34:32 +02003548 /* XXX: pch pll's can be enabled any time before we enable the PCH
3549 * transcoder, and we actually should do this to not upset any PCH
3550 * transcoder that already use the clock when we share it.
3551 *
3552 * Note that enable_shared_dpll tries to do the right thing, but
3553 * get_shared_dpll unconditionally resets the pll - we need that to have
3554 * the right LVDS enable sequence. */
Daniel Vetter85b38942014-04-24 23:55:14 +02003555 intel_enable_shared_dpll(intel_crtc);
Daniel Vetter3ad8a202013-06-05 13:34:32 +02003556
Jesse Barnesd9b6cb52011-01-04 15:09:35 -08003557 /* set transcoder timing, panel must allow it */
3558 assert_panel_unlocked(dev_priv, pipe);
Daniel Vetter275f01b22013-05-03 11:49:47 +02003559 ironlake_pch_transcoder_set_timings(intel_crtc, pipe);
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003560
Paulo Zanoni303b81e2012-10-31 18:12:23 -02003561 intel_fdi_normal_train(crtc);
Zhenyu Wang5e84e1a2010-10-28 16:38:08 +08003562
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003563 /* For PCH DP, enable TRANS_DP_CTL */
3564 if (HAS_PCH_CPT(dev) &&
Keith Packard417e8222011-11-01 19:54:11 -07003565 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3566 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
Daniel Vetterdfd07d72012-12-17 11:21:38 +01003567 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5;
Chris Wilson5eddb702010-09-11 13:48:45 +01003568 reg = TRANS_DP_CTL(pipe);
3569 temp = I915_READ(reg);
3570 temp &= ~(TRANS_DP_PORT_SEL_MASK |
Eric Anholt220cad32010-11-18 09:32:58 +08003571 TRANS_DP_SYNC_MASK |
3572 TRANS_DP_BPC_MASK);
Chris Wilson5eddb702010-09-11 13:48:45 +01003573 temp |= (TRANS_DP_OUTPUT_ENABLE |
3574 TRANS_DP_ENH_FRAMING);
Jesse Barnes9325c9f2011-06-24 12:19:21 -07003575 temp |= bpc << 9; /* same format but at 11:9 */
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003576
3577 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
Chris Wilson5eddb702010-09-11 13:48:45 +01003578 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003579 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
Chris Wilson5eddb702010-09-11 13:48:45 +01003580 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003581
3582 switch (intel_trans_dp_port_sel(crtc)) {
3583 case PCH_DP_B:
Chris Wilson5eddb702010-09-11 13:48:45 +01003584 temp |= TRANS_DP_PORT_SEL_B;
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003585 break;
3586 case PCH_DP_C:
Chris Wilson5eddb702010-09-11 13:48:45 +01003587 temp |= TRANS_DP_PORT_SEL_C;
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003588 break;
3589 case PCH_DP_D:
Chris Wilson5eddb702010-09-11 13:48:45 +01003590 temp |= TRANS_DP_PORT_SEL_D;
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003591 break;
3592 default:
Daniel Vettere95d41e2012-10-26 10:58:16 +02003593 BUG();
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003594 }
3595
Chris Wilson5eddb702010-09-11 13:48:45 +01003596 I915_WRITE(reg, temp);
Jesse Barnesc98e9dc2010-09-10 10:57:18 -07003597 }
3598
Paulo Zanonib8a4f402012-10-31 18:12:42 -02003599 ironlake_enable_pch_transcoder(dev_priv, pipe);
Jesse Barnesf67a5592011-01-05 10:31:48 -08003600}
3601
Paulo Zanoni1507e5b2012-10-31 18:12:22 -02003602static void lpt_pch_enable(struct drm_crtc *crtc)
3603{
3604 struct drm_device *dev = crtc->dev;
3605 struct drm_i915_private *dev_priv = dev->dev_private;
3606 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetter3b117c82013-04-17 20:15:07 +02003607 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
Paulo Zanoni1507e5b2012-10-31 18:12:22 -02003608
Daniel Vetterab9412b2013-05-03 11:49:46 +02003609 assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A);
Paulo Zanoni1507e5b2012-10-31 18:12:22 -02003610
Paulo Zanoni8c52b5e2012-10-31 18:12:24 -02003611 lpt_program_iclkip(crtc);
Paulo Zanoni1507e5b2012-10-31 18:12:22 -02003612
Paulo Zanoni0540e482012-10-31 18:12:40 -02003613 /* Set transcoder timing. */
Daniel Vetter275f01b22013-05-03 11:49:47 +02003614 ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A);
Paulo Zanoni1507e5b2012-10-31 18:12:22 -02003615
Paulo Zanoni937bb612012-10-31 18:12:47 -02003616 lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);
Jesse Barnesf67a5592011-01-05 10:31:48 -08003617}
3618
Daniel Vetter716c2e52014-06-25 22:02:02 +03003619void intel_put_shared_dpll(struct intel_crtc *crtc)
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003620{
Daniel Vettere2b78262013-06-07 23:10:03 +02003621 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003622
3623 if (pll == NULL)
3624 return;
3625
3626 if (pll->refcount == 0) {
Daniel Vetter46edb022013-06-05 13:34:12 +02003627 WARN(1, "bad %s refcount\n", pll->name);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003628 return;
3629 }
3630
Daniel Vetterf4a091c2013-06-10 17:28:22 +02003631 if (--pll->refcount == 0) {
3632 WARN_ON(pll->on);
3633 WARN_ON(pll->active);
3634 }
3635
Daniel Vettera43f6e02013-06-07 23:10:32 +02003636 crtc->config.shared_dpll = DPLL_ID_PRIVATE;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003637}
3638
Daniel Vetter716c2e52014-06-25 22:02:02 +03003639struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc)
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003640{
Daniel Vettere2b78262013-06-07 23:10:03 +02003641 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
3642 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
3643 enum intel_dpll_id i;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003644
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003645 if (pll) {
Daniel Vetter46edb022013-06-05 13:34:12 +02003646 DRM_DEBUG_KMS("CRTC:%d dropping existing %s\n",
3647 crtc->base.base.id, pll->name);
Daniel Vettere2b78262013-06-07 23:10:03 +02003648 intel_put_shared_dpll(crtc);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003649 }
3650
Daniel Vetter98b6bd92012-05-20 20:00:25 +02003651 if (HAS_PCH_IBX(dev_priv->dev)) {
3652 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
Daniel Vetterd94ab062013-07-04 12:01:16 +02003653 i = (enum intel_dpll_id) crtc->pipe;
Daniel Vettere72f9fb2013-06-05 13:34:06 +02003654 pll = &dev_priv->shared_dplls[i];
Daniel Vetter98b6bd92012-05-20 20:00:25 +02003655
Daniel Vetter46edb022013-06-05 13:34:12 +02003656 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
3657 crtc->base.base.id, pll->name);
Daniel Vetter98b6bd92012-05-20 20:00:25 +02003658
Daniel Vetterf2a69f42014-05-20 15:19:19 +02003659 WARN_ON(pll->refcount);
3660
Daniel Vetter98b6bd92012-05-20 20:00:25 +02003661 goto found;
3662 }
3663
Daniel Vettere72f9fb2013-06-05 13:34:06 +02003664 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3665 pll = &dev_priv->shared_dplls[i];
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003666
3667 /* Only want to check enabled timings first */
3668 if (pll->refcount == 0)
3669 continue;
3670
Daniel Vetterb89a1d32013-06-05 13:34:24 +02003671 if (memcmp(&crtc->config.dpll_hw_state, &pll->hw_state,
3672 sizeof(pll->hw_state)) == 0) {
Daniel Vetter46edb022013-06-05 13:34:12 +02003673 DRM_DEBUG_KMS("CRTC:%d sharing existing %s (refcount %d, ative %d)\n",
Daniel Vettere2b78262013-06-07 23:10:03 +02003674 crtc->base.base.id,
Daniel Vetter46edb022013-06-05 13:34:12 +02003675 pll->name, pll->refcount, pll->active);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003676
3677 goto found;
3678 }
3679 }
3680
3681 /* Ok no matching timings, maybe there's a free one? */
Daniel Vettere72f9fb2013-06-05 13:34:06 +02003682 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3683 pll = &dev_priv->shared_dplls[i];
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003684 if (pll->refcount == 0) {
Daniel Vetter46edb022013-06-05 13:34:12 +02003685 DRM_DEBUG_KMS("CRTC:%d allocated %s\n",
3686 crtc->base.base.id, pll->name);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003687 goto found;
3688 }
3689 }
3690
3691 return NULL;
3692
3693found:
Daniel Vetterf2a69f42014-05-20 15:19:19 +02003694 if (pll->refcount == 0)
3695 pll->hw_state = crtc->config.dpll_hw_state;
3696
Daniel Vettera43f6e02013-06-07 23:10:32 +02003697 crtc->config.shared_dpll = i;
Daniel Vetter46edb022013-06-05 13:34:12 +02003698 DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name,
3699 pipe_name(crtc->pipe));
Daniel Vetter66e985c2013-06-05 13:34:20 +02003700
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003701 pll->refcount++;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003702
Jesse Barnesee7b9f92012-04-20 17:11:53 +01003703 return pll;
3704}
3705
Daniel Vettera1520312013-05-03 11:49:50 +02003706static void cpt_verify_modeset(struct drm_device *dev, int pipe)
Jesse Barnesd4270e52011-10-11 10:43:02 -07003707{
3708 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetter23670b322012-11-01 09:15:30 +01003709 int dslreg = PIPEDSL(pipe);
Jesse Barnesd4270e52011-10-11 10:43:02 -07003710 u32 temp;
3711
3712 temp = I915_READ(dslreg);
3713 udelay(500);
3714 if (wait_for(I915_READ(dslreg) != temp, 5)) {
Jesse Barnesd4270e52011-10-11 10:43:02 -07003715 if (wait_for(I915_READ(dslreg) != temp, 5))
Ville Syrjälä84f44ce2013-04-17 17:48:49 +03003716 DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe));
Jesse Barnesd4270e52011-10-11 10:43:02 -07003717 }
3718}
3719
Jesse Barnesb074cec2013-04-25 12:55:02 -07003720static void ironlake_pfit_enable(struct intel_crtc *crtc)
3721{
3722 struct drm_device *dev = crtc->base.dev;
3723 struct drm_i915_private *dev_priv = dev->dev_private;
3724 int pipe = crtc->pipe;
3725
Chris Wilsonfd4daa92013-08-27 17:04:17 +01003726 if (crtc->config.pch_pfit.enabled) {
Jesse Barnesb074cec2013-04-25 12:55:02 -07003727 /* Force use of hard-coded filter coefficients
3728 * as some pre-programmed values are broken,
3729 * e.g. x201.
3730 */
3731 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
3732 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
3733 PF_PIPE_SEL_IVB(pipe));
3734 else
3735 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
3736 I915_WRITE(PF_WIN_POS(pipe), crtc->config.pch_pfit.pos);
3737 I915_WRITE(PF_WIN_SZ(pipe), crtc->config.pch_pfit.size);
Jesse Barnes040484a2011-01-03 12:14:26 -08003738 }
Jesse Barnesf67a5592011-01-05 10:31:48 -08003739}
3740
Ville Syrjäläbb53d4a2013-06-04 13:49:04 +03003741static void intel_enable_planes(struct drm_crtc *crtc)
3742{
3743 struct drm_device *dev = crtc->dev;
3744 enum pipe pipe = to_intel_crtc(crtc)->pipe;
Matt Roperaf2b6532014-04-01 15:22:32 -07003745 struct drm_plane *plane;
Ville Syrjäläbb53d4a2013-06-04 13:49:04 +03003746 struct intel_plane *intel_plane;
3747
Matt Roperaf2b6532014-04-01 15:22:32 -07003748 drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) {
3749 intel_plane = to_intel_plane(plane);
Ville Syrjäläbb53d4a2013-06-04 13:49:04 +03003750 if (intel_plane->pipe == pipe)
3751 intel_plane_restore(&intel_plane->base);
Matt Roperaf2b6532014-04-01 15:22:32 -07003752 }
Ville Syrjäläbb53d4a2013-06-04 13:49:04 +03003753}
3754
3755static void intel_disable_planes(struct drm_crtc *crtc)
3756{
3757 struct drm_device *dev = crtc->dev;
3758 enum pipe pipe = to_intel_crtc(crtc)->pipe;
Matt Roperaf2b6532014-04-01 15:22:32 -07003759 struct drm_plane *plane;
Ville Syrjäläbb53d4a2013-06-04 13:49:04 +03003760 struct intel_plane *intel_plane;
3761
Matt Roperaf2b6532014-04-01 15:22:32 -07003762 drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) {
3763 intel_plane = to_intel_plane(plane);
Ville Syrjäläbb53d4a2013-06-04 13:49:04 +03003764 if (intel_plane->pipe == pipe)
3765 intel_plane_disable(&intel_plane->base);
Matt Roperaf2b6532014-04-01 15:22:32 -07003766 }
Ville Syrjäläbb53d4a2013-06-04 13:49:04 +03003767}
3768
Ville Syrjälä20bc86732013-10-01 18:02:17 +03003769void hsw_enable_ips(struct intel_crtc *crtc)
Paulo Zanonid77e4532013-09-24 13:52:55 -03003770{
Ville Syrjäläcea165c2014-04-15 21:41:35 +03003771 struct drm_device *dev = crtc->base.dev;
3772 struct drm_i915_private *dev_priv = dev->dev_private;
Paulo Zanonid77e4532013-09-24 13:52:55 -03003773
3774 if (!crtc->config.ips_enabled)
3775 return;
3776
Ville Syrjäläcea165c2014-04-15 21:41:35 +03003777 /* We can only enable IPS after we enable a plane and wait for a vblank */
3778 intel_wait_for_vblank(dev, crtc->pipe);
3779
Paulo Zanonid77e4532013-09-24 13:52:55 -03003780 assert_plane_enabled(dev_priv, crtc->plane);
Ville Syrjäläcea165c2014-04-15 21:41:35 +03003781 if (IS_BROADWELL(dev)) {
Ben Widawsky2a114cc2013-11-02 21:07:47 -07003782 mutex_lock(&dev_priv->rps.hw_lock);
3783 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000));
3784 mutex_unlock(&dev_priv->rps.hw_lock);
3785 /* Quoting Art Runyan: "its not safe to expect any particular
3786 * value in IPS_CTL bit 31 after enabling IPS through the
Jesse Barnese59150d2014-01-07 13:30:45 -08003787 * mailbox." Moreover, the mailbox may return a bogus state,
3788 * so we need to just enable it and continue on.
Ben Widawsky2a114cc2013-11-02 21:07:47 -07003789 */
3790 } else {
3791 I915_WRITE(IPS_CTL, IPS_ENABLE);
3792 /* The bit only becomes 1 in the next vblank, so this wait here
3793 * is essentially intel_wait_for_vblank. If we don't have this
3794 * and don't wait for vblanks until the end of crtc_enable, then
3795 * the HW state readout code will complain that the expected
3796 * IPS_CTL value is not the one we read. */
3797 if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50))
3798 DRM_ERROR("Timed out waiting for IPS enable\n");
3799 }
Paulo Zanonid77e4532013-09-24 13:52:55 -03003800}
3801
Ville Syrjälä20bc86732013-10-01 18:02:17 +03003802void hsw_disable_ips(struct intel_crtc *crtc)
Paulo Zanonid77e4532013-09-24 13:52:55 -03003803{
3804 struct drm_device *dev = crtc->base.dev;
3805 struct drm_i915_private *dev_priv = dev->dev_private;
3806
3807 if (!crtc->config.ips_enabled)
3808 return;
3809
3810 assert_plane_enabled(dev_priv, crtc->plane);
Ben Widawsky23d0b132014-04-10 14:32:41 -07003811 if (IS_BROADWELL(dev)) {
Ben Widawsky2a114cc2013-11-02 21:07:47 -07003812 mutex_lock(&dev_priv->rps.hw_lock);
3813 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0));
3814 mutex_unlock(&dev_priv->rps.hw_lock);
Ben Widawsky23d0b132014-04-10 14:32:41 -07003815 /* wait for pcode to finish disabling IPS, which may take up to 42ms */
3816 if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42))
3817 DRM_ERROR("Timed out waiting for IPS disable\n");
Jesse Barnese59150d2014-01-07 13:30:45 -08003818 } else {
Ben Widawsky2a114cc2013-11-02 21:07:47 -07003819 I915_WRITE(IPS_CTL, 0);
Jesse Barnese59150d2014-01-07 13:30:45 -08003820 POSTING_READ(IPS_CTL);
3821 }
Paulo Zanonid77e4532013-09-24 13:52:55 -03003822
3823 /* We need to wait for a vblank before we can disable the plane. */
3824 intel_wait_for_vblank(dev, crtc->pipe);
3825}
3826
3827/** Loads the palette/gamma unit for the CRTC with the prepared values */
3828static void intel_crtc_load_lut(struct drm_crtc *crtc)
3829{
3830 struct drm_device *dev = crtc->dev;
3831 struct drm_i915_private *dev_priv = dev->dev_private;
3832 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3833 enum pipe pipe = intel_crtc->pipe;
3834 int palreg = PALETTE(pipe);
3835 int i;
3836 bool reenable_ips = false;
3837
3838 /* The clocks have to be on to load the palette. */
3839 if (!crtc->enabled || !intel_crtc->active)
3840 return;
3841
3842 if (!HAS_PCH_SPLIT(dev_priv->dev)) {
3843 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI))
3844 assert_dsi_pll_enabled(dev_priv);
3845 else
3846 assert_pll_enabled(dev_priv, pipe);
3847 }
3848
3849 /* use legacy palette for Ironlake */
3850 if (HAS_PCH_SPLIT(dev))
3851 palreg = LGC_PALETTE(pipe);
3852
3853 /* Workaround : Do not read or write the pipe palette/gamma data while
3854 * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.
3855 */
Paulo Zanoni41e6fc42014-01-08 17:26:31 -02003856 if (IS_HASWELL(dev) && intel_crtc->config.ips_enabled &&
Paulo Zanonid77e4532013-09-24 13:52:55 -03003857 ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) ==
3858 GAMMA_MODE_MODE_SPLIT)) {
3859 hsw_disable_ips(intel_crtc);
3860 reenable_ips = true;
3861 }
3862
3863 for (i = 0; i < 256; i++) {
3864 I915_WRITE(palreg + 4 * i,
3865 (intel_crtc->lut_r[i] << 16) |
3866 (intel_crtc->lut_g[i] << 8) |
3867 intel_crtc->lut_b[i]);
3868 }
3869
3870 if (reenable_ips)
3871 hsw_enable_ips(intel_crtc);
3872}
3873
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03003874static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3875{
3876 if (!enable && intel_crtc->overlay) {
3877 struct drm_device *dev = intel_crtc->base.dev;
3878 struct drm_i915_private *dev_priv = dev->dev_private;
3879
3880 mutex_lock(&dev->struct_mutex);
3881 dev_priv->mm.interruptible = false;
3882 (void) intel_overlay_switch_off(intel_crtc->overlay);
3883 dev_priv->mm.interruptible = true;
3884 mutex_unlock(&dev->struct_mutex);
3885 }
3886
3887 /* Let userspace switch the overlay on again. In most cases userspace
3888 * has to recompute where to put it anyway.
3889 */
3890}
3891
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03003892static void intel_crtc_enable_planes(struct drm_crtc *crtc)
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003893{
3894 struct drm_device *dev = crtc->dev;
3895 struct drm_i915_private *dev_priv = dev->dev_private;
3896 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3897 int pipe = intel_crtc->pipe;
3898 int plane = intel_crtc->plane;
3899
Ville Syrjäläf98551a2014-05-22 17:48:06 +03003900 drm_vblank_on(dev, pipe);
3901
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003902 intel_enable_primary_hw_plane(dev_priv, plane, pipe);
3903 intel_enable_planes(crtc);
3904 intel_crtc_update_cursor(crtc, true);
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03003905 intel_crtc_dpms_overlay(intel_crtc, true);
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003906
3907 hsw_enable_ips(intel_crtc);
3908
3909 mutex_lock(&dev->struct_mutex);
3910 intel_update_fbc(dev);
3911 mutex_unlock(&dev->struct_mutex);
Daniel Vetterf99d7062014-06-19 16:01:59 +02003912
3913 /*
3914 * FIXME: Once we grow proper nuclear flip support out of this we need
3915 * to compute the mask of flip planes precisely. For the time being
3916 * consider this a flip from a NULL plane.
3917 */
3918 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003919}
3920
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03003921static void intel_crtc_disable_planes(struct drm_crtc *crtc)
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003922{
3923 struct drm_device *dev = crtc->dev;
3924 struct drm_i915_private *dev_priv = dev->dev_private;
3925 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3926 int pipe = intel_crtc->pipe;
3927 int plane = intel_crtc->plane;
3928
3929 intel_crtc_wait_for_pending_flips(crtc);
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003930
3931 if (dev_priv->fbc.plane == plane)
3932 intel_disable_fbc(dev);
3933
3934 hsw_disable_ips(intel_crtc);
3935
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03003936 intel_crtc_dpms_overlay(intel_crtc, false);
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003937 intel_crtc_update_cursor(crtc, false);
3938 intel_disable_planes(crtc);
3939 intel_disable_primary_hw_plane(dev_priv, plane, pipe);
Ville Syrjäläf98551a2014-05-22 17:48:06 +03003940
Daniel Vetterf99d7062014-06-19 16:01:59 +02003941 /*
3942 * FIXME: Once we grow proper nuclear flip support out of this we need
3943 * to compute the mask of flip planes precisely. For the time being
3944 * consider this a flip to a NULL plane.
3945 */
3946 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));
3947
Ville Syrjäläf98551a2014-05-22 17:48:06 +03003948 drm_vblank_off(dev, pipe);
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02003949}
3950
Jesse Barnesf67a5592011-01-05 10:31:48 -08003951static void ironlake_crtc_enable(struct drm_crtc *crtc)
3952{
3953 struct drm_device *dev = crtc->dev;
3954 struct drm_i915_private *dev_priv = dev->dev_private;
3955 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetteref9c3ae2012-06-29 22:40:09 +02003956 struct intel_encoder *encoder;
Jesse Barnesf67a5592011-01-05 10:31:48 -08003957 int pipe = intel_crtc->pipe;
Daniel Vetter29407aa2014-04-24 23:55:08 +02003958 enum plane plane = intel_crtc->plane;
Jesse Barnesf67a5592011-01-05 10:31:48 -08003959
Daniel Vetter08a48462012-07-02 11:43:47 +02003960 WARN_ON(!crtc->enabled);
3961
Jesse Barnesf67a5592011-01-05 10:31:48 -08003962 if (intel_crtc->active)
3963 return;
3964
Daniel Vetterb14b1052014-04-24 23:55:13 +02003965 if (intel_crtc->config.has_pch_encoder)
3966 intel_prepare_shared_dpll(intel_crtc);
3967
Daniel Vetter29407aa2014-04-24 23:55:08 +02003968 if (intel_crtc->config.has_dp_encoder)
3969 intel_dp_set_m_n(intel_crtc);
3970
3971 intel_set_pipe_timings(intel_crtc);
3972
3973 if (intel_crtc->config.has_pch_encoder) {
3974 intel_cpu_transcoder_set_m_n(intel_crtc,
3975 &intel_crtc->config.fdi_m_n);
3976 }
3977
3978 ironlake_set_pipeconf(crtc);
3979
3980 /* Set up the display plane register */
3981 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE);
3982 POSTING_READ(DSPCNTR(plane));
3983
3984 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
3985 crtc->x, crtc->y);
3986
Jesse Barnesf67a5592011-01-05 10:31:48 -08003987 intel_crtc->active = true;
Paulo Zanoni86642812013-04-12 17:57:57 -03003988
3989 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
3990 intel_set_pch_fifo_underrun_reporting(dev, pipe, true);
3991
Daniel Vetterf6736a12013-06-05 13:34:30 +02003992 for_each_encoder_on_crtc(dev, crtc, encoder)
Daniel Vetter952735e2013-06-05 13:34:27 +02003993 if (encoder->pre_enable)
3994 encoder->pre_enable(encoder);
Jesse Barnesf67a5592011-01-05 10:31:48 -08003995
Daniel Vetter5bfe2ac2013-03-27 00:44:55 +01003996 if (intel_crtc->config.has_pch_encoder) {
Daniel Vetterfff367c2012-10-27 15:50:28 +02003997 /* Note: FDI PLL enabling _must_ be done before we enable the
3998 * cpu pipes, hence this is separate from all the other fdi/pch
3999 * enabling. */
Daniel Vetter88cefb62012-08-12 19:27:14 +02004000 ironlake_fdi_pll_enable(intel_crtc);
Daniel Vetter46b6f812012-09-06 22:08:33 +02004001 } else {
4002 assert_fdi_tx_disabled(dev_priv, pipe);
4003 assert_fdi_rx_disabled(dev_priv, pipe);
4004 }
Jesse Barnesf67a5592011-01-05 10:31:48 -08004005
Jesse Barnesb074cec2013-04-25 12:55:02 -07004006 ironlake_pfit_enable(intel_crtc);
Jesse Barnesf67a5592011-01-05 10:31:48 -08004007
Jesse Barnes9c54c0d2011-06-15 23:32:33 +02004008 /*
4009 * On ILK+ LUT must be loaded before the pipe is running but with
4010 * clocks enabled
4011 */
4012 intel_crtc_load_lut(crtc);
4013
Ville Syrjäläf37fcc22013-09-10 11:39:55 +03004014 intel_update_watermarks(crtc);
Paulo Zanonie1fdc472014-01-17 13:51:12 -02004015 intel_enable_pipe(intel_crtc);
Jesse Barnesf67a5592011-01-05 10:31:48 -08004016
Daniel Vetter5bfe2ac2013-03-27 00:44:55 +01004017 if (intel_crtc->config.has_pch_encoder)
Jesse Barnesf67a5592011-01-05 10:31:48 -08004018 ironlake_pch_enable(crtc);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004019
Daniel Vetterfa5c73b2012-07-01 23:24:36 +02004020 for_each_encoder_on_crtc(dev, crtc, encoder)
4021 encoder->enable(encoder);
Daniel Vetter61b77dd2012-07-02 00:16:19 +02004022
4023 if (HAS_PCH_CPT(dev))
Daniel Vettera1520312013-05-03 11:49:50 +02004024 cpt_verify_modeset(dev, intel_crtc->pipe);
Daniel Vetter6ce94102012-10-04 19:20:03 +02004025
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03004026 intel_crtc_enable_planes(crtc);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004027}
4028
Paulo Zanoni42db64e2013-05-31 16:33:22 -03004029/* IPS only exists on ULT machines and is tied to pipe A. */
4030static bool hsw_crtc_supports_ips(struct intel_crtc *crtc)
4031{
Damien Lespiauf5adf942013-06-24 18:29:34 +01004032 return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A;
Paulo Zanoni42db64e2013-05-31 16:33:22 -03004033}
4034
Paulo Zanonie4916942013-09-20 16:21:19 -03004035/*
4036 * This implements the workaround described in the "notes" section of the mode
4037 * set sequence documentation. When going from no pipes or single pipe to
4038 * multiple pipes, and planes are enabled after the pipe, we need to wait at
4039 * least 2 vblanks on the first pipe before enabling planes on the second pipe.
4040 */
4041static void haswell_mode_set_planes_workaround(struct intel_crtc *crtc)
4042{
4043 struct drm_device *dev = crtc->base.dev;
4044 struct intel_crtc *crtc_it, *other_active_crtc = NULL;
4045
4046 /* We want to get the other_active_crtc only if there's only 1 other
4047 * active crtc. */
Damien Lespiaud3fcc802014-05-13 23:32:22 +01004048 for_each_intel_crtc(dev, crtc_it) {
Paulo Zanonie4916942013-09-20 16:21:19 -03004049 if (!crtc_it->active || crtc_it == crtc)
4050 continue;
4051
4052 if (other_active_crtc)
4053 return;
4054
4055 other_active_crtc = crtc_it;
4056 }
4057 if (!other_active_crtc)
4058 return;
4059
4060 intel_wait_for_vblank(dev, other_active_crtc->pipe);
4061 intel_wait_for_vblank(dev, other_active_crtc->pipe);
4062}
4063
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004064static void haswell_crtc_enable(struct drm_crtc *crtc)
4065{
4066 struct drm_device *dev = crtc->dev;
4067 struct drm_i915_private *dev_priv = dev->dev_private;
4068 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4069 struct intel_encoder *encoder;
4070 int pipe = intel_crtc->pipe;
Daniel Vetter229fca92014-04-24 23:55:09 +02004071 enum plane plane = intel_crtc->plane;
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004072
4073 WARN_ON(!crtc->enabled);
4074
4075 if (intel_crtc->active)
4076 return;
4077
Daniel Vetterdf8ad702014-06-25 22:02:03 +03004078 if (intel_crtc_to_shared_dpll(intel_crtc))
4079 intel_enable_shared_dpll(intel_crtc);
4080
Daniel Vetter229fca92014-04-24 23:55:09 +02004081 if (intel_crtc->config.has_dp_encoder)
4082 intel_dp_set_m_n(intel_crtc);
4083
4084 intel_set_pipe_timings(intel_crtc);
4085
4086 if (intel_crtc->config.has_pch_encoder) {
4087 intel_cpu_transcoder_set_m_n(intel_crtc,
4088 &intel_crtc->config.fdi_m_n);
4089 }
4090
4091 haswell_set_pipeconf(crtc);
4092
4093 intel_set_pipe_csc(crtc);
4094
4095 /* Set up the display plane register */
4096 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE | DISPPLANE_PIPE_CSC_ENABLE);
4097 POSTING_READ(DSPCNTR(plane));
4098
4099 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
4100 crtc->x, crtc->y);
4101
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004102 intel_crtc->active = true;
Paulo Zanoni86642812013-04-12 17:57:57 -03004103
4104 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004105 for_each_encoder_on_crtc(dev, crtc, encoder)
4106 if (encoder->pre_enable)
4107 encoder->pre_enable(encoder);
4108
Imre Deak4fe94672014-06-25 22:01:49 +03004109 if (intel_crtc->config.has_pch_encoder) {
4110 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true);
4111 dev_priv->display.fdi_link_train(crtc);
4112 }
4113
Paulo Zanoni1f544382012-10-24 11:32:00 -02004114 intel_ddi_enable_pipe_clock(intel_crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004115
Jesse Barnesb074cec2013-04-25 12:55:02 -07004116 ironlake_pfit_enable(intel_crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004117
4118 /*
4119 * On ILK+ LUT must be loaded before the pipe is running but with
4120 * clocks enabled
4121 */
4122 intel_crtc_load_lut(crtc);
4123
Paulo Zanoni1f544382012-10-24 11:32:00 -02004124 intel_ddi_set_pipe_settings(crtc);
Damien Lespiau8228c252013-03-07 15:30:27 +00004125 intel_ddi_enable_transcoder_func(crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004126
Ville Syrjäläf37fcc22013-09-10 11:39:55 +03004127 intel_update_watermarks(crtc);
Paulo Zanonie1fdc472014-01-17 13:51:12 -02004128 intel_enable_pipe(intel_crtc);
Paulo Zanoni42db64e2013-05-31 16:33:22 -03004129
Daniel Vetter5bfe2ac2013-03-27 00:44:55 +01004130 if (intel_crtc->config.has_pch_encoder)
Paulo Zanoni1507e5b2012-10-31 18:12:22 -02004131 lpt_pch_enable(crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004132
Jani Nikula8807e552013-08-30 19:40:32 +03004133 for_each_encoder_on_crtc(dev, crtc, encoder) {
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004134 encoder->enable(encoder);
Jani Nikula8807e552013-08-30 19:40:32 +03004135 intel_opregion_notify_encoder(encoder, true);
4136 }
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004137
Paulo Zanonie4916942013-09-20 16:21:19 -03004138 /* If we change the relative order between pipe/planes enabling, we need
4139 * to change the workaround. */
4140 haswell_mode_set_planes_workaround(intel_crtc);
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03004141 intel_crtc_enable_planes(crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004142}
4143
Daniel Vetter3f8dce32013-05-08 10:36:30 +02004144static void ironlake_pfit_disable(struct intel_crtc *crtc)
4145{
4146 struct drm_device *dev = crtc->base.dev;
4147 struct drm_i915_private *dev_priv = dev->dev_private;
4148 int pipe = crtc->pipe;
4149
4150 /* To avoid upsetting the power well on haswell only disable the pfit if
4151 * it's in use. The hw state code will make sure we get this right. */
Chris Wilsonfd4daa92013-08-27 17:04:17 +01004152 if (crtc->config.pch_pfit.enabled) {
Daniel Vetter3f8dce32013-05-08 10:36:30 +02004153 I915_WRITE(PF_CTL(pipe), 0);
4154 I915_WRITE(PF_WIN_POS(pipe), 0);
4155 I915_WRITE(PF_WIN_SZ(pipe), 0);
4156 }
4157}
4158
Jesse Barnes6be4a602010-09-10 10:26:01 -07004159static void ironlake_crtc_disable(struct drm_crtc *crtc)
4160{
4161 struct drm_device *dev = crtc->dev;
4162 struct drm_i915_private *dev_priv = dev->dev_private;
4163 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetteref9c3ae2012-06-29 22:40:09 +02004164 struct intel_encoder *encoder;
Jesse Barnes6be4a602010-09-10 10:26:01 -07004165 int pipe = intel_crtc->pipe;
Chris Wilson5eddb702010-09-11 13:48:45 +01004166 u32 reg, temp;
Jesse Barnes6be4a602010-09-10 10:26:01 -07004167
Chris Wilsonf7abfe82010-09-13 14:19:16 +01004168 if (!intel_crtc->active)
4169 return;
4170
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03004171 intel_crtc_disable_planes(crtc);
Ville Syrjäläa5c4d7b2014-03-07 18:32:13 +02004172
Daniel Vetterea9d7582012-07-10 10:42:52 +02004173 for_each_encoder_on_crtc(dev, crtc, encoder)
4174 encoder->disable(encoder);
4175
Daniel Vetterd925c592013-06-05 13:34:04 +02004176 if (intel_crtc->config.has_pch_encoder)
4177 intel_set_pch_fifo_underrun_reporting(dev, pipe, false);
4178
Jesse Barnesb24e7172011-01-04 15:09:30 -08004179 intel_disable_pipe(dev_priv, pipe);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004180
Daniel Vetter3f8dce32013-05-08 10:36:30 +02004181 ironlake_pfit_disable(intel_crtc);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004182
Daniel Vetterbf49ec82012-09-06 22:15:40 +02004183 for_each_encoder_on_crtc(dev, crtc, encoder)
4184 if (encoder->post_disable)
4185 encoder->post_disable(encoder);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004186
Daniel Vetterd925c592013-06-05 13:34:04 +02004187 if (intel_crtc->config.has_pch_encoder) {
4188 ironlake_fdi_disable(crtc);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004189
Daniel Vetterd925c592013-06-05 13:34:04 +02004190 ironlake_disable_pch_transcoder(dev_priv, pipe);
4191 intel_set_pch_fifo_underrun_reporting(dev, pipe, true);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004192
Daniel Vetterd925c592013-06-05 13:34:04 +02004193 if (HAS_PCH_CPT(dev)) {
4194 /* disable TRANS_DP_CTL */
4195 reg = TRANS_DP_CTL(pipe);
4196 temp = I915_READ(reg);
4197 temp &= ~(TRANS_DP_OUTPUT_ENABLE |
4198 TRANS_DP_PORT_SEL_MASK);
4199 temp |= TRANS_DP_PORT_SEL_NONE;
4200 I915_WRITE(reg, temp);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004201
Daniel Vetterd925c592013-06-05 13:34:04 +02004202 /* disable DPLL_SEL */
4203 temp = I915_READ(PCH_DPLL_SEL);
Daniel Vetter11887392013-06-05 13:34:09 +02004204 temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe));
Daniel Vetterd925c592013-06-05 13:34:04 +02004205 I915_WRITE(PCH_DPLL_SEL, temp);
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08004206 }
Daniel Vetterd925c592013-06-05 13:34:04 +02004207
4208 /* disable PCH DPLL */
Daniel Vettere72f9fb2013-06-05 13:34:06 +02004209 intel_disable_shared_dpll(intel_crtc);
Daniel Vetterd925c592013-06-05 13:34:04 +02004210
4211 ironlake_fdi_pll_disable(intel_crtc);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004212 }
4213
Chris Wilsonf7abfe82010-09-13 14:19:16 +01004214 intel_crtc->active = false;
Ville Syrjälä46ba6142013-09-10 11:40:40 +03004215 intel_update_watermarks(crtc);
Ben Widawskyd1ebd8162011-04-25 20:11:50 +01004216
4217 mutex_lock(&dev->struct_mutex);
Chris Wilson6b383a72010-09-13 13:54:26 +01004218 intel_update_fbc(dev);
Ben Widawskyd1ebd8162011-04-25 20:11:50 +01004219 mutex_unlock(&dev->struct_mutex);
Jesse Barnes6be4a602010-09-10 10:26:01 -07004220}
4221
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004222static void haswell_crtc_disable(struct drm_crtc *crtc)
4223{
4224 struct drm_device *dev = crtc->dev;
4225 struct drm_i915_private *dev_priv = dev->dev_private;
4226 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4227 struct intel_encoder *encoder;
4228 int pipe = intel_crtc->pipe;
Daniel Vetter3b117c82013-04-17 20:15:07 +02004229 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004230
4231 if (!intel_crtc->active)
4232 return;
4233
Ville Syrjäläd3eedb12014-05-08 19:23:13 +03004234 intel_crtc_disable_planes(crtc);
Ville Syrjälädda9a662013-09-19 17:00:37 -03004235
Jani Nikula8807e552013-08-30 19:40:32 +03004236 for_each_encoder_on_crtc(dev, crtc, encoder) {
4237 intel_opregion_notify_encoder(encoder, false);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004238 encoder->disable(encoder);
Jani Nikula8807e552013-08-30 19:40:32 +03004239 }
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004240
Paulo Zanoni86642812013-04-12 17:57:57 -03004241 if (intel_crtc->config.has_pch_encoder)
4242 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, false);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004243 intel_disable_pipe(dev_priv, pipe);
4244
Paulo Zanoniad80a812012-10-24 16:06:19 -02004245 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004246
Daniel Vetter3f8dce32013-05-08 10:36:30 +02004247 ironlake_pfit_disable(intel_crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004248
Paulo Zanoni1f544382012-10-24 11:32:00 -02004249 intel_ddi_disable_pipe_clock(intel_crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004250
Daniel Vetter88adfff2013-03-28 10:42:01 +01004251 if (intel_crtc->config.has_pch_encoder) {
Paulo Zanoniab4d9662012-10-31 18:12:55 -02004252 lpt_disable_pch_transcoder(dev_priv);
Paulo Zanoni86642812013-04-12 17:57:57 -03004253 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true);
Paulo Zanoni1ad960f2012-11-01 21:05:05 -02004254 intel_ddi_fdi_disable(crtc);
Paulo Zanoni83616632012-10-23 18:29:54 -02004255 }
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004256
Imre Deak97b040a2014-06-25 22:01:50 +03004257 for_each_encoder_on_crtc(dev, crtc, encoder)
4258 if (encoder->post_disable)
4259 encoder->post_disable(encoder);
4260
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004261 intel_crtc->active = false;
Ville Syrjälä46ba6142013-09-10 11:40:40 +03004262 intel_update_watermarks(crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004263
4264 mutex_lock(&dev->struct_mutex);
4265 intel_update_fbc(dev);
4266 mutex_unlock(&dev->struct_mutex);
Daniel Vetterdf8ad702014-06-25 22:02:03 +03004267
4268 if (intel_crtc_to_shared_dpll(intel_crtc))
4269 intel_disable_shared_dpll(intel_crtc);
Paulo Zanoni4f771f12012-10-23 18:29:51 -02004270}
4271
Jesse Barnesee7b9f92012-04-20 17:11:53 +01004272static void ironlake_crtc_off(struct drm_crtc *crtc)
4273{
4274 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vettere72f9fb2013-06-05 13:34:06 +02004275 intel_put_shared_dpll(intel_crtc);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01004276}
4277
Paulo Zanoni6441ab52012-10-05 12:05:58 -03004278
Jesse Barnes2dd24552013-04-25 12:55:01 -07004279static void i9xx_pfit_enable(struct intel_crtc *crtc)
4280{
4281 struct drm_device *dev = crtc->base.dev;
4282 struct drm_i915_private *dev_priv = dev->dev_private;
4283 struct intel_crtc_config *pipe_config = &crtc->config;
4284
Daniel Vetter328d8e82013-05-08 10:36:31 +02004285 if (!crtc->config.gmch_pfit.control)
Jesse Barnes2dd24552013-04-25 12:55:01 -07004286 return;
4287
Daniel Vetterc0b03412013-05-28 12:05:54 +02004288 /*
4289 * The panel fitter should only be adjusted whilst the pipe is disabled,
4290 * according to register description and PRM.
4291 */
Jesse Barnes2dd24552013-04-25 12:55:01 -07004292 WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE);
4293 assert_pipe_disabled(dev_priv, crtc->pipe);
4294
Jesse Barnesb074cec2013-04-25 12:55:02 -07004295 I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios);
4296 I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control);
Daniel Vetter5a80c452013-04-25 22:52:18 +02004297
4298 /* Border color in case we don't scale up to the full screen. Black by
4299 * default, change to something else for debugging. */
4300 I915_WRITE(BCLRPAT(crtc->pipe), 0);
Jesse Barnes2dd24552013-04-25 12:55:01 -07004301}
4302
Imre Deak319be8a2014-03-04 19:22:57 +02004303enum intel_display_power_domain
4304intel_display_port_power_domain(struct intel_encoder *intel_encoder)
Imre Deak77d22dc2014-03-05 16:20:52 +02004305{
Imre Deak319be8a2014-03-04 19:22:57 +02004306 struct drm_device *dev = intel_encoder->base.dev;
4307 struct intel_digital_port *intel_dig_port;
4308
4309 switch (intel_encoder->type) {
4310 case INTEL_OUTPUT_UNKNOWN:
4311 /* Only DDI platforms should ever use this output type */
4312 WARN_ON_ONCE(!HAS_DDI(dev));
4313 case INTEL_OUTPUT_DISPLAYPORT:
4314 case INTEL_OUTPUT_HDMI:
4315 case INTEL_OUTPUT_EDP:
4316 intel_dig_port = enc_to_dig_port(&intel_encoder->base);
4317 switch (intel_dig_port->port) {
4318 case PORT_A:
4319 return POWER_DOMAIN_PORT_DDI_A_4_LANES;
4320 case PORT_B:
4321 return POWER_DOMAIN_PORT_DDI_B_4_LANES;
4322 case PORT_C:
4323 return POWER_DOMAIN_PORT_DDI_C_4_LANES;
4324 case PORT_D:
4325 return POWER_DOMAIN_PORT_DDI_D_4_LANES;
4326 default:
4327 WARN_ON_ONCE(1);
4328 return POWER_DOMAIN_PORT_OTHER;
4329 }
4330 case INTEL_OUTPUT_ANALOG:
4331 return POWER_DOMAIN_PORT_CRT;
4332 case INTEL_OUTPUT_DSI:
4333 return POWER_DOMAIN_PORT_DSI;
4334 default:
4335 return POWER_DOMAIN_PORT_OTHER;
4336 }
4337}
4338
4339static unsigned long get_crtc_power_domains(struct drm_crtc *crtc)
4340{
4341 struct drm_device *dev = crtc->dev;
4342 struct intel_encoder *intel_encoder;
4343 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4344 enum pipe pipe = intel_crtc->pipe;
Imre Deak77d22dc2014-03-05 16:20:52 +02004345 unsigned long mask;
4346 enum transcoder transcoder;
4347
4348 transcoder = intel_pipe_to_cpu_transcoder(dev->dev_private, pipe);
4349
4350 mask = BIT(POWER_DOMAIN_PIPE(pipe));
4351 mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder));
Daniel Vetterfabf6e52014-05-29 14:10:22 +02004352 if (intel_crtc->config.pch_pfit.enabled ||
4353 intel_crtc->config.pch_pfit.force_thru)
Imre Deak77d22dc2014-03-05 16:20:52 +02004354 mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe));
4355
Imre Deak319be8a2014-03-04 19:22:57 +02004356 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
4357 mask |= BIT(intel_display_port_power_domain(intel_encoder));
4358
Imre Deak77d22dc2014-03-05 16:20:52 +02004359 return mask;
4360}
4361
4362void intel_display_set_init_power(struct drm_i915_private *dev_priv,
4363 bool enable)
4364{
4365 if (dev_priv->power_domains.init_power_on == enable)
4366 return;
4367
4368 if (enable)
4369 intel_display_power_get(dev_priv, POWER_DOMAIN_INIT);
4370 else
4371 intel_display_power_put(dev_priv, POWER_DOMAIN_INIT);
4372
4373 dev_priv->power_domains.init_power_on = enable;
4374}
4375
4376static void modeset_update_crtc_power_domains(struct drm_device *dev)
4377{
4378 struct drm_i915_private *dev_priv = dev->dev_private;
4379 unsigned long pipe_domains[I915_MAX_PIPES] = { 0, };
4380 struct intel_crtc *crtc;
4381
4382 /*
4383 * First get all needed power domains, then put all unneeded, to avoid
4384 * any unnecessary toggling of the power wells.
4385 */
Damien Lespiaud3fcc802014-05-13 23:32:22 +01004386 for_each_intel_crtc(dev, crtc) {
Imre Deak77d22dc2014-03-05 16:20:52 +02004387 enum intel_display_power_domain domain;
4388
4389 if (!crtc->base.enabled)
4390 continue;
4391
Imre Deak319be8a2014-03-04 19:22:57 +02004392 pipe_domains[crtc->pipe] = get_crtc_power_domains(&crtc->base);
Imre Deak77d22dc2014-03-05 16:20:52 +02004393
4394 for_each_power_domain(domain, pipe_domains[crtc->pipe])
4395 intel_display_power_get(dev_priv, domain);
4396 }
4397
Damien Lespiaud3fcc802014-05-13 23:32:22 +01004398 for_each_intel_crtc(dev, crtc) {
Imre Deak77d22dc2014-03-05 16:20:52 +02004399 enum intel_display_power_domain domain;
4400
4401 for_each_power_domain(domain, crtc->enabled_power_domains)
4402 intel_display_power_put(dev_priv, domain);
4403
4404 crtc->enabled_power_domains = pipe_domains[crtc->pipe];
4405 }
4406
4407 intel_display_set_init_power(dev_priv, false);
4408}
4409
Ville Syrjälädfcab172014-06-13 13:37:47 +03004410/* returns HPLL frequency in kHz */
Ville Syrjäläf8bf63f2014-06-13 13:37:54 +03004411static int valleyview_get_vco(struct drm_i915_private *dev_priv)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004412{
Jesse Barnes586f49d2013-11-04 16:06:59 -08004413 int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 };
Jesse Barnes30a970c2013-11-04 13:48:12 -08004414
Jesse Barnes586f49d2013-11-04 16:06:59 -08004415 /* Obtain SKU information */
4416 mutex_lock(&dev_priv->dpio_lock);
4417 hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) &
4418 CCK_FUSE_HPLL_FREQ_MASK;
4419 mutex_unlock(&dev_priv->dpio_lock);
Jesse Barnes30a970c2013-11-04 13:48:12 -08004420
Ville Syrjälädfcab172014-06-13 13:37:47 +03004421 return vco_freq[hpll_freq] * 1000;
Jesse Barnes30a970c2013-11-04 13:48:12 -08004422}
4423
Ville Syrjäläf8bf63f2014-06-13 13:37:54 +03004424static void vlv_update_cdclk(struct drm_device *dev)
4425{
4426 struct drm_i915_private *dev_priv = dev->dev_private;
4427
4428 dev_priv->vlv_cdclk_freq = dev_priv->display.get_display_clock_speed(dev);
4429 DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz",
4430 dev_priv->vlv_cdclk_freq);
4431
4432 /*
4433 * Program the gmbus_freq based on the cdclk frequency.
4434 * BSpec erroneously claims we should aim for 4MHz, but
4435 * in fact 1MHz is the correct frequency.
4436 */
4437 I915_WRITE(GMBUSFREQ_VLV, dev_priv->vlv_cdclk_freq);
4438}
4439
Jesse Barnes30a970c2013-11-04 13:48:12 -08004440/* Adjust CDclk dividers to allow high res or save power if possible */
4441static void valleyview_set_cdclk(struct drm_device *dev, int cdclk)
4442{
4443 struct drm_i915_private *dev_priv = dev->dev_private;
4444 u32 val, cmd;
4445
Ville Syrjäläd197b7d2014-06-13 13:37:49 +03004446 WARN_ON(dev_priv->display.get_display_clock_speed(dev) != dev_priv->vlv_cdclk_freq);
Imre Deakd60c4472014-03-27 17:45:10 +02004447
Ville Syrjälädfcab172014-06-13 13:37:47 +03004448 if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */
Jesse Barnes30a970c2013-11-04 13:48:12 -08004449 cmd = 2;
Ville Syrjälädfcab172014-06-13 13:37:47 +03004450 else if (cdclk == 266667)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004451 cmd = 1;
4452 else
4453 cmd = 0;
4454
4455 mutex_lock(&dev_priv->rps.hw_lock);
4456 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
4457 val &= ~DSPFREQGUAR_MASK;
4458 val |= (cmd << DSPFREQGUAR_SHIFT);
4459 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
4460 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &
4461 DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT),
4462 50)) {
4463 DRM_ERROR("timed out waiting for CDclk change\n");
4464 }
4465 mutex_unlock(&dev_priv->rps.hw_lock);
4466
Ville Syrjälädfcab172014-06-13 13:37:47 +03004467 if (cdclk == 400000) {
Jesse Barnes30a970c2013-11-04 13:48:12 -08004468 u32 divider, vco;
4469
4470 vco = valleyview_get_vco(dev_priv);
Ville Syrjälädfcab172014-06-13 13:37:47 +03004471 divider = DIV_ROUND_CLOSEST(vco << 1, cdclk) - 1;
Jesse Barnes30a970c2013-11-04 13:48:12 -08004472
4473 mutex_lock(&dev_priv->dpio_lock);
4474 /* adjust cdclk divider */
4475 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
Ville Syrjälä9cf33db2014-06-13 13:37:48 +03004476 val &= ~DISPLAY_FREQUENCY_VALUES;
Jesse Barnes30a970c2013-11-04 13:48:12 -08004477 val |= divider;
4478 vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val);
Ville Syrjäläa877e802014-06-13 13:37:52 +03004479
4480 if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) &
4481 DISPLAY_FREQUENCY_STATUS) == (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
4482 50))
4483 DRM_ERROR("timed out waiting for CDclk change\n");
Jesse Barnes30a970c2013-11-04 13:48:12 -08004484 mutex_unlock(&dev_priv->dpio_lock);
4485 }
4486
4487 mutex_lock(&dev_priv->dpio_lock);
4488 /* adjust self-refresh exit latency value */
4489 val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC);
4490 val &= ~0x7f;
4491
4492 /*
4493 * For high bandwidth configs, we set a higher latency in the bunit
4494 * so that the core display fetch happens in time to avoid underruns.
4495 */
Ville Syrjälädfcab172014-06-13 13:37:47 +03004496 if (cdclk == 400000)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004497 val |= 4500 / 250; /* 4.5 usec */
4498 else
4499 val |= 3000 / 250; /* 3.0 usec */
4500 vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val);
4501 mutex_unlock(&dev_priv->dpio_lock);
4502
Ville Syrjäläf8bf63f2014-06-13 13:37:54 +03004503 vlv_update_cdclk(dev);
Jesse Barnes30a970c2013-11-04 13:48:12 -08004504}
4505
Jesse Barnes30a970c2013-11-04 13:48:12 -08004506static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv,
4507 int max_pixclk)
4508{
Ville Syrjälä29dc7ef2014-06-13 13:37:50 +03004509 int vco = valleyview_get_vco(dev_priv);
4510 int freq_320 = (vco << 1) % 320000 != 0 ? 333333 : 320000;
4511
Jesse Barnes30a970c2013-11-04 13:48:12 -08004512 /*
4513 * Really only a few cases to deal with, as only 4 CDclks are supported:
4514 * 200MHz
4515 * 267MHz
Ville Syrjälä29dc7ef2014-06-13 13:37:50 +03004516 * 320/333MHz (depends on HPLL freq)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004517 * 400MHz
4518 * So we check to see whether we're above 90% of the lower bin and
4519 * adjust if needed.
Ville Syrjäläe37c67a2014-06-13 13:37:51 +03004520 *
4521 * We seem to get an unstable or solid color picture at 200MHz.
4522 * Not sure what's wrong. For now use 200MHz only when all pipes
4523 * are off.
Jesse Barnes30a970c2013-11-04 13:48:12 -08004524 */
Ville Syrjälä29dc7ef2014-06-13 13:37:50 +03004525 if (max_pixclk > freq_320*9/10)
Ville Syrjälädfcab172014-06-13 13:37:47 +03004526 return 400000;
4527 else if (max_pixclk > 266667*9/10)
Ville Syrjälä29dc7ef2014-06-13 13:37:50 +03004528 return freq_320;
Ville Syrjäläe37c67a2014-06-13 13:37:51 +03004529 else if (max_pixclk > 0)
Ville Syrjälädfcab172014-06-13 13:37:47 +03004530 return 266667;
Ville Syrjäläe37c67a2014-06-13 13:37:51 +03004531 else
4532 return 200000;
Jesse Barnes30a970c2013-11-04 13:48:12 -08004533}
4534
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +02004535/* compute the max pixel clock for new configuration */
4536static int intel_mode_max_pixclk(struct drm_i915_private *dev_priv)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004537{
4538 struct drm_device *dev = dev_priv->dev;
4539 struct intel_crtc *intel_crtc;
4540 int max_pixclk = 0;
4541
Damien Lespiaud3fcc802014-05-13 23:32:22 +01004542 for_each_intel_crtc(dev, intel_crtc) {
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +02004543 if (intel_crtc->new_enabled)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004544 max_pixclk = max(max_pixclk,
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +02004545 intel_crtc->new_config->adjusted_mode.crtc_clock);
Jesse Barnes30a970c2013-11-04 13:48:12 -08004546 }
4547
4548 return max_pixclk;
4549}
4550
4551static void valleyview_modeset_global_pipes(struct drm_device *dev,
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +02004552 unsigned *prepare_pipes)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004553{
4554 struct drm_i915_private *dev_priv = dev->dev_private;
4555 struct intel_crtc *intel_crtc;
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +02004556 int max_pixclk = intel_mode_max_pixclk(dev_priv);
Jesse Barnes30a970c2013-11-04 13:48:12 -08004557
Imre Deakd60c4472014-03-27 17:45:10 +02004558 if (valleyview_calc_cdclk(dev_priv, max_pixclk) ==
4559 dev_priv->vlv_cdclk_freq)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004560 return;
4561
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +02004562 /* disable/enable all currently active pipes while we change cdclk */
Damien Lespiaud3fcc802014-05-13 23:32:22 +01004563 for_each_intel_crtc(dev, intel_crtc)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004564 if (intel_crtc->base.enabled)
4565 *prepare_pipes |= (1 << intel_crtc->pipe);
4566}
4567
4568static void valleyview_modeset_global_resources(struct drm_device *dev)
4569{
4570 struct drm_i915_private *dev_priv = dev->dev_private;
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +02004571 int max_pixclk = intel_mode_max_pixclk(dev_priv);
Jesse Barnes30a970c2013-11-04 13:48:12 -08004572 int req_cdclk = valleyview_calc_cdclk(dev_priv, max_pixclk);
4573
Imre Deakd60c4472014-03-27 17:45:10 +02004574 if (req_cdclk != dev_priv->vlv_cdclk_freq)
Jesse Barnes30a970c2013-11-04 13:48:12 -08004575 valleyview_set_cdclk(dev, req_cdclk);
Imre Deak77961eb2014-03-05 16:20:56 +02004576 modeset_update_crtc_power_domains(dev);
Jesse Barnes30a970c2013-11-04 13:48:12 -08004577}
4578
Jesse Barnes89b667f2013-04-18 14:51:36 -07004579static void valleyview_crtc_enable(struct drm_crtc *crtc)
4580{
4581 struct drm_device *dev = crtc->dev;
Daniel Vetter5b18e572014-04-24 23:55:06 +02004582 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes89b667f2013-04-18 14:51:36 -07004583 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4584 struct intel_encoder *encoder;
4585 int pipe = intel_crtc->pipe;
Daniel Vetter5b18e572014-04-24 23:55:06 +02004586 int plane = intel_crtc->plane;
Jani Nikula23538ef2013-08-27 15:12:22 +03004587 bool is_dsi;
Daniel Vetter5b18e572014-04-24 23:55:06 +02004588 u32 dspcntr;
Jesse Barnes89b667f2013-04-18 14:51:36 -07004589
4590 WARN_ON(!crtc->enabled);
4591
4592 if (intel_crtc->active)
4593 return;
4594
Shobhit Kumar8525a232014-06-25 12:20:39 +05304595 is_dsi = intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI);
4596
4597 if (!is_dsi && !IS_CHERRYVIEW(dev))
4598 vlv_prepare_pll(intel_crtc);
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +02004599
Daniel Vetter5b18e572014-04-24 23:55:06 +02004600 /* Set up the display plane register */
4601 dspcntr = DISPPLANE_GAMMA_ENABLE;
4602
4603 if (intel_crtc->config.has_dp_encoder)
4604 intel_dp_set_m_n(intel_crtc);
4605
4606 intel_set_pipe_timings(intel_crtc);
4607
4608 /* pipesrc and dspsize control the size that is scaled from,
4609 * which should always be the user's requested size.
4610 */
4611 I915_WRITE(DSPSIZE(plane),
4612 ((intel_crtc->config.pipe_src_h - 1) << 16) |
4613 (intel_crtc->config.pipe_src_w - 1));
4614 I915_WRITE(DSPPOS(plane), 0);
4615
4616 i9xx_set_pipeconf(intel_crtc);
4617
4618 I915_WRITE(DSPCNTR(plane), dspcntr);
4619 POSTING_READ(DSPCNTR(plane));
4620
4621 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
4622 crtc->x, crtc->y);
4623
Jesse Barnes89b667f2013-04-18 14:51:36 -07004624 intel_crtc->active = true;
Jesse Barnes89b667f2013-04-18 14:51:36 -07004625
Ville Syrjälä4a3436e2014-05-16 19:40:25 +03004626 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
4627
Jesse Barnes89b667f2013-04-18 14:51:36 -07004628 for_each_encoder_on_crtc(dev, crtc, encoder)
4629 if (encoder->pre_pll_enable)
4630 encoder->pre_pll_enable(encoder);
4631
Chon Ming Lee9d556c92014-05-02 14:27:47 +03004632 if (!is_dsi) {
4633 if (IS_CHERRYVIEW(dev))
4634 chv_enable_pll(intel_crtc);
4635 else
4636 vlv_enable_pll(intel_crtc);
4637 }
Jesse Barnes89b667f2013-04-18 14:51:36 -07004638
4639 for_each_encoder_on_crtc(dev, crtc, encoder)
4640 if (encoder->pre_enable)
4641 encoder->pre_enable(encoder);
4642
Jesse Barnes2dd24552013-04-25 12:55:01 -07004643 i9xx_pfit_enable(intel_crtc);
4644
Ville Syrjälä63cbb072013-06-04 13:48:59 +03004645 intel_crtc_load_lut(crtc);
4646
Ville Syrjäläf37fcc22013-09-10 11:39:55 +03004647 intel_update_watermarks(crtc);
Paulo Zanonie1fdc472014-01-17 13:51:12 -02004648 intel_enable_pipe(intel_crtc);
Daniel Vetterbe6a6f82014-04-15 18:41:22 +02004649
Jani Nikula50049452013-07-30 12:20:32 +03004650 for_each_encoder_on_crtc(dev, crtc, encoder)
4651 encoder->enable(encoder);
Ville Syrjälä9ab04602014-05-08 19:23:14 +03004652
4653 intel_crtc_enable_planes(crtc);
Daniel Vetterd40d9182014-05-21 11:45:40 +02004654
Ville Syrjälä56b80e12014-05-16 19:40:22 +03004655 /* Underruns don't raise interrupts, so check manually. */
4656 i9xx_check_fifo_underruns(dev);
Jesse Barnes89b667f2013-04-18 14:51:36 -07004657}
4658
Daniel Vetterf13c2ef2014-04-24 23:55:10 +02004659static void i9xx_set_pll_dividers(struct intel_crtc *crtc)
4660{
4661 struct drm_device *dev = crtc->base.dev;
4662 struct drm_i915_private *dev_priv = dev->dev_private;
4663
4664 I915_WRITE(FP0(crtc->pipe), crtc->config.dpll_hw_state.fp0);
4665 I915_WRITE(FP1(crtc->pipe), crtc->config.dpll_hw_state.fp1);
4666}
4667
Jesse Barnes0b8765c62010-09-10 10:31:34 -07004668static void i9xx_crtc_enable(struct drm_crtc *crtc)
Zhenyu Wang2c072452009-06-05 15:38:42 +08004669{
4670 struct drm_device *dev = crtc->dev;
Daniel Vetter5b18e572014-04-24 23:55:06 +02004671 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes79e53942008-11-07 14:24:08 -08004672 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetteref9c3ae2012-06-29 22:40:09 +02004673 struct intel_encoder *encoder;
Jesse Barnes79e53942008-11-07 14:24:08 -08004674 int pipe = intel_crtc->pipe;
Daniel Vetter5b18e572014-04-24 23:55:06 +02004675 int plane = intel_crtc->plane;
4676 u32 dspcntr;
Jesse Barnes79e53942008-11-07 14:24:08 -08004677
Daniel Vetter08a48462012-07-02 11:43:47 +02004678 WARN_ON(!crtc->enabled);
4679
Chris Wilsonf7abfe82010-09-13 14:19:16 +01004680 if (intel_crtc->active)
4681 return;
4682
Daniel Vetterf13c2ef2014-04-24 23:55:10 +02004683 i9xx_set_pll_dividers(intel_crtc);
4684
Daniel Vetter5b18e572014-04-24 23:55:06 +02004685 /* Set up the display plane register */
4686 dspcntr = DISPPLANE_GAMMA_ENABLE;
4687
4688 if (pipe == 0)
4689 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4690 else
4691 dspcntr |= DISPPLANE_SEL_PIPE_B;
4692
4693 if (intel_crtc->config.has_dp_encoder)
4694 intel_dp_set_m_n(intel_crtc);
4695
4696 intel_set_pipe_timings(intel_crtc);
4697
4698 /* pipesrc and dspsize control the size that is scaled from,
4699 * which should always be the user's requested size.
4700 */
4701 I915_WRITE(DSPSIZE(plane),
4702 ((intel_crtc->config.pipe_src_h - 1) << 16) |
4703 (intel_crtc->config.pipe_src_w - 1));
4704 I915_WRITE(DSPPOS(plane), 0);
4705
4706 i9xx_set_pipeconf(intel_crtc);
4707
4708 I915_WRITE(DSPCNTR(plane), dspcntr);
4709 POSTING_READ(DSPCNTR(plane));
4710
4711 dev_priv->display.update_primary_plane(crtc, crtc->primary->fb,
4712 crtc->x, crtc->y);
4713
Chris Wilsonf7abfe82010-09-13 14:19:16 +01004714 intel_crtc->active = true;
Chris Wilson6b383a72010-09-13 13:54:26 +01004715
Ville Syrjälä4a3436e2014-05-16 19:40:25 +03004716 if (!IS_GEN2(dev))
4717 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
4718
Daniel Vetter66e3d5c2013-06-16 21:24:16 +02004719 for_each_encoder_on_crtc(dev, crtc, encoder)
Mika Kuoppala9d6d9f12013-02-08 16:35:38 +02004720 if (encoder->pre_enable)
4721 encoder->pre_enable(encoder);
4722
Daniel Vetterf6736a12013-06-05 13:34:30 +02004723 i9xx_enable_pll(intel_crtc);
4724
Jesse Barnes2dd24552013-04-25 12:55:01 -07004725 i9xx_pfit_enable(intel_crtc);
4726
Ville Syrjälä63cbb072013-06-04 13:48:59 +03004727 intel_crtc_load_lut(crtc);
4728
Ville Syrjäläf37fcc22013-09-10 11:39:55 +03004729 intel_update_watermarks(crtc);
Paulo Zanonie1fdc472014-01-17 13:51:12 -02004730 intel_enable_pipe(intel_crtc);
Daniel Vetterbe6a6f82014-04-15 18:41:22 +02004731
Daniel Vetterfa5c73b2012-07-01 23:24:36 +02004732 for_each_encoder_on_crtc(dev, crtc, encoder)
4733 encoder->enable(encoder);
Ville Syrjälä9ab04602014-05-08 19:23:14 +03004734
4735 intel_crtc_enable_planes(crtc);
Daniel Vetterd40d9182014-05-21 11:45:40 +02004736
Ville Syrjälä4a3436e2014-05-16 19:40:25 +03004737 /*
4738 * Gen2 reports pipe underruns whenever all planes are disabled.
4739 * So don't enable underrun reporting before at least some planes
4740 * are enabled.
4741 * FIXME: Need to fix the logic to work when we turn off all planes
4742 * but leave the pipe running.
4743 */
4744 if (IS_GEN2(dev))
4745 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
4746
Ville Syrjälä56b80e12014-05-16 19:40:22 +03004747 /* Underruns don't raise interrupts, so check manually. */
4748 i9xx_check_fifo_underruns(dev);
Jesse Barnes0b8765c62010-09-10 10:31:34 -07004749}
4750
Daniel Vetter87476d62013-04-11 16:29:06 +02004751static void i9xx_pfit_disable(struct intel_crtc *crtc)
4752{
4753 struct drm_device *dev = crtc->base.dev;
4754 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetter328d8e82013-05-08 10:36:31 +02004755
4756 if (!crtc->config.gmch_pfit.control)
4757 return;
Daniel Vetter87476d62013-04-11 16:29:06 +02004758
4759 assert_pipe_disabled(dev_priv, crtc->pipe);
4760
Daniel Vetter328d8e82013-05-08 10:36:31 +02004761 DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n",
4762 I915_READ(PFIT_CONTROL));
4763 I915_WRITE(PFIT_CONTROL, 0);
Daniel Vetter87476d62013-04-11 16:29:06 +02004764}
4765
Jesse Barnes0b8765c62010-09-10 10:31:34 -07004766static void i9xx_crtc_disable(struct drm_crtc *crtc)
4767{
4768 struct drm_device *dev = crtc->dev;
4769 struct drm_i915_private *dev_priv = dev->dev_private;
4770 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetteref9c3ae2012-06-29 22:40:09 +02004771 struct intel_encoder *encoder;
Jesse Barnes0b8765c62010-09-10 10:31:34 -07004772 int pipe = intel_crtc->pipe;
Daniel Vetteref9c3ae2012-06-29 22:40:09 +02004773
Chris Wilsonf7abfe82010-09-13 14:19:16 +01004774 if (!intel_crtc->active)
4775 return;
4776
Ville Syrjälä4a3436e2014-05-16 19:40:25 +03004777 /*
4778 * Gen2 reports pipe underruns whenever all planes are disabled.
4779 * So diasble underrun reporting before all the planes get disabled.
4780 * FIXME: Need to fix the logic to work when we turn off all planes
4781 * but leave the pipe running.
4782 */
4783 if (IS_GEN2(dev))
4784 intel_set_cpu_fifo_underrun_reporting(dev, pipe, false);
4785
Imre Deak564ed192014-06-13 14:54:21 +03004786 /*
4787 * Vblank time updates from the shadow to live plane control register
4788 * are blocked if the memory self-refresh mode is active at that
4789 * moment. So to make sure the plane gets truly disabled, disable
4790 * first the self-refresh mode. The self-refresh enable bit in turn
4791 * will be checked/applied by the HW only at the next frame start
4792 * event which is after the vblank start event, so we need to have a
4793 * wait-for-vblank between disabling the plane and the pipe.
4794 */
4795 intel_set_memory_cxsr(dev_priv, false);
Ville Syrjälä9ab04602014-05-08 19:23:14 +03004796 intel_crtc_disable_planes(crtc);
4797
Daniel Vetterea9d7582012-07-10 10:42:52 +02004798 for_each_encoder_on_crtc(dev, crtc, encoder)
4799 encoder->disable(encoder);
4800
Ville Syrjälä6304cd92014-04-25 13:30:12 +03004801 /*
4802 * On gen2 planes are double buffered but the pipe isn't, so we must
4803 * wait for planes to fully turn off before disabling the pipe.
Imre Deak564ed192014-06-13 14:54:21 +03004804 * We also need to wait on all gmch platforms because of the
4805 * self-refresh mode constraint explained above.
Ville Syrjälä6304cd92014-04-25 13:30:12 +03004806 */
Imre Deak564ed192014-06-13 14:54:21 +03004807 intel_wait_for_vblank(dev, pipe);
Ville Syrjälä6304cd92014-04-25 13:30:12 +03004808
Jesse Barnesb24e7172011-01-04 15:09:30 -08004809 intel_disable_pipe(dev_priv, pipe);
Mika Kuoppala24a1f162013-02-08 16:35:37 +02004810
Daniel Vetter87476d62013-04-11 16:29:06 +02004811 i9xx_pfit_disable(intel_crtc);
Mika Kuoppala24a1f162013-02-08 16:35:37 +02004812
Jesse Barnes89b667f2013-04-18 14:51:36 -07004813 for_each_encoder_on_crtc(dev, crtc, encoder)
4814 if (encoder->post_disable)
4815 encoder->post_disable(encoder);
4816
Chon Ming Lee076ed3b2014-04-09 13:28:17 +03004817 if (!intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI)) {
4818 if (IS_CHERRYVIEW(dev))
4819 chv_disable_pll(dev_priv, pipe);
4820 else if (IS_VALLEYVIEW(dev))
4821 vlv_disable_pll(dev_priv, pipe);
4822 else
4823 i9xx_disable_pll(dev_priv, pipe);
4824 }
Jesse Barnes0b8765c62010-09-10 10:31:34 -07004825
Ville Syrjälä4a3436e2014-05-16 19:40:25 +03004826 if (!IS_GEN2(dev))
4827 intel_set_cpu_fifo_underrun_reporting(dev, pipe, false);
4828
Chris Wilsonf7abfe82010-09-13 14:19:16 +01004829 intel_crtc->active = false;
Ville Syrjälä46ba6142013-09-10 11:40:40 +03004830 intel_update_watermarks(crtc);
Ville Syrjäläf37fcc22013-09-10 11:39:55 +03004831
Daniel Vetterefa96242014-04-24 23:55:02 +02004832 mutex_lock(&dev->struct_mutex);
Chris Wilson6b383a72010-09-13 13:54:26 +01004833 intel_update_fbc(dev);
Daniel Vetterefa96242014-04-24 23:55:02 +02004834 mutex_unlock(&dev->struct_mutex);
Jesse Barnes0b8765c62010-09-10 10:31:34 -07004835}
4836
Jesse Barnesee7b9f92012-04-20 17:11:53 +01004837static void i9xx_crtc_off(struct drm_crtc *crtc)
4838{
4839}
4840
Daniel Vetter976f8a22012-07-08 22:34:21 +02004841static void intel_crtc_update_sarea(struct drm_crtc *crtc,
4842 bool enabled)
Zhenyu Wang2c072452009-06-05 15:38:42 +08004843{
4844 struct drm_device *dev = crtc->dev;
4845 struct drm_i915_master_private *master_priv;
4846 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4847 int pipe = intel_crtc->pipe;
Jesse Barnes79e53942008-11-07 14:24:08 -08004848
4849 if (!dev->primary->master)
4850 return;
4851
4852 master_priv = dev->primary->master->driver_priv;
4853 if (!master_priv->sarea_priv)
4854 return;
4855
Jesse Barnes79e53942008-11-07 14:24:08 -08004856 switch (pipe) {
4857 case 0:
4858 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
4859 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
4860 break;
4861 case 1:
4862 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
4863 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
4864 break;
4865 default:
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08004866 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
Jesse Barnes79e53942008-11-07 14:24:08 -08004867 break;
4868 }
Jesse Barnes79e53942008-11-07 14:24:08 -08004869}
4870
Borun Fub04c5bd2014-07-12 10:02:27 +05304871/* Master function to enable/disable CRTC and corresponding power wells */
4872void intel_crtc_control(struct drm_crtc *crtc, bool enable)
Chris Wilsoncdd59982010-09-08 16:30:16 +01004873{
Chris Wilsoncdd59982010-09-08 16:30:16 +01004874 struct drm_device *dev = crtc->dev;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01004875 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetter0e572fe2014-04-24 23:55:42 +02004876 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetter0e572fe2014-04-24 23:55:42 +02004877 enum intel_display_power_domain domain;
4878 unsigned long domains;
Daniel Vetter976f8a22012-07-08 22:34:21 +02004879
Daniel Vetter0e572fe2014-04-24 23:55:42 +02004880 if (enable) {
4881 if (!intel_crtc->active) {
Daniel Vettere1e9fb82014-06-25 22:02:04 +03004882 domains = get_crtc_power_domains(crtc);
4883 for_each_power_domain(domain, domains)
4884 intel_display_power_get(dev_priv, domain);
4885 intel_crtc->enabled_power_domains = domains;
Daniel Vetter0e572fe2014-04-24 23:55:42 +02004886
4887 dev_priv->display.crtc_enable(crtc);
4888 }
4889 } else {
4890 if (intel_crtc->active) {
4891 dev_priv->display.crtc_disable(crtc);
4892
Daniel Vettere1e9fb82014-06-25 22:02:04 +03004893 domains = intel_crtc->enabled_power_domains;
4894 for_each_power_domain(domain, domains)
4895 intel_display_power_put(dev_priv, domain);
4896 intel_crtc->enabled_power_domains = 0;
Daniel Vetter0e572fe2014-04-24 23:55:42 +02004897 }
4898 }
Borun Fub04c5bd2014-07-12 10:02:27 +05304899}
4900
4901/**
4902 * Sets the power management mode of the pipe and plane.
4903 */
4904void intel_crtc_update_dpms(struct drm_crtc *crtc)
4905{
4906 struct drm_device *dev = crtc->dev;
4907 struct intel_encoder *intel_encoder;
4908 bool enable = false;
4909
4910 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
4911 enable |= intel_encoder->connectors_active;
4912
4913 intel_crtc_control(crtc, enable);
Daniel Vetter976f8a22012-07-08 22:34:21 +02004914
4915 intel_crtc_update_sarea(crtc, enable);
4916}
4917
Daniel Vetter976f8a22012-07-08 22:34:21 +02004918static void intel_crtc_disable(struct drm_crtc *crtc)
4919{
4920 struct drm_device *dev = crtc->dev;
4921 struct drm_connector *connector;
4922 struct drm_i915_private *dev_priv = dev->dev_private;
Matt Roper2ff8fde2014-07-08 07:50:07 -07004923 struct drm_i915_gem_object *old_obj = intel_fb_obj(crtc->primary->fb);
Daniel Vettera071fa02014-06-18 23:28:09 +02004924 enum pipe pipe = to_intel_crtc(crtc)->pipe;
Daniel Vetter976f8a22012-07-08 22:34:21 +02004925
4926 /* crtc should still be enabled when we disable it. */
4927 WARN_ON(!crtc->enabled);
4928
4929 dev_priv->display.crtc_disable(crtc);
4930 intel_crtc_update_sarea(crtc, false);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01004931 dev_priv->display.off(crtc);
4932
Chris Wilson931872f2012-01-16 23:01:13 +00004933 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
Daniel Vettera071fa02014-06-18 23:28:09 +02004934 assert_cursor_disabled(dev_priv, pipe);
4935 assert_pipe_disabled(dev->dev_private, pipe);
Chris Wilsoncdd59982010-09-08 16:30:16 +01004936
Matt Roperf4510a22014-04-01 15:22:40 -07004937 if (crtc->primary->fb) {
Chris Wilsoncdd59982010-09-08 16:30:16 +01004938 mutex_lock(&dev->struct_mutex);
Daniel Vettera071fa02014-06-18 23:28:09 +02004939 intel_unpin_fb_obj(old_obj);
4940 i915_gem_track_fb(old_obj, NULL,
4941 INTEL_FRONTBUFFER_PRIMARY(pipe));
Chris Wilsoncdd59982010-09-08 16:30:16 +01004942 mutex_unlock(&dev->struct_mutex);
Matt Roperf4510a22014-04-01 15:22:40 -07004943 crtc->primary->fb = NULL;
Daniel Vetter976f8a22012-07-08 22:34:21 +02004944 }
4945
4946 /* Update computed state. */
4947 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
4948 if (!connector->encoder || !connector->encoder->crtc)
4949 continue;
4950
4951 if (connector->encoder->crtc != crtc)
4952 continue;
4953
4954 connector->dpms = DRM_MODE_DPMS_OFF;
4955 to_intel_encoder(connector->encoder)->connectors_active = false;
Chris Wilsoncdd59982010-09-08 16:30:16 +01004956 }
4957}
4958
Chris Wilsonea5b2132010-08-04 13:50:23 +01004959void intel_encoder_destroy(struct drm_encoder *encoder)
4960{
Chris Wilson4ef69c72010-09-09 15:14:28 +01004961 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
Chris Wilsonea5b2132010-08-04 13:50:23 +01004962
Chris Wilsonea5b2132010-08-04 13:50:23 +01004963 drm_encoder_cleanup(encoder);
4964 kfree(intel_encoder);
4965}
4966
Damien Lespiau92373292013-08-08 22:28:57 +01004967/* Simple dpms helper for encoders with just one connector, no cloning and only
Daniel Vetter5ab432e2012-06-30 08:59:56 +02004968 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
4969 * state of the entire output pipe. */
Damien Lespiau92373292013-08-08 22:28:57 +01004970static void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
Daniel Vetter5ab432e2012-06-30 08:59:56 +02004971{
4972 if (mode == DRM_MODE_DPMS_ON) {
4973 encoder->connectors_active = true;
4974
Daniel Vetterb2cabb02012-07-01 22:42:24 +02004975 intel_crtc_update_dpms(encoder->base.crtc);
Daniel Vetter5ab432e2012-06-30 08:59:56 +02004976 } else {
4977 encoder->connectors_active = false;
4978
Daniel Vetterb2cabb02012-07-01 22:42:24 +02004979 intel_crtc_update_dpms(encoder->base.crtc);
Daniel Vetter5ab432e2012-06-30 08:59:56 +02004980 }
4981}
4982
Daniel Vetter0a91ca22012-07-02 21:54:27 +02004983/* Cross check the actual hw state with our own modeset state tracking (and it's
4984 * internal consistency). */
Daniel Vetterb9805142012-08-31 17:37:33 +02004985static void intel_connector_check_state(struct intel_connector *connector)
Daniel Vetter0a91ca22012-07-02 21:54:27 +02004986{
4987 if (connector->get_hw_state(connector)) {
4988 struct intel_encoder *encoder = connector->encoder;
4989 struct drm_crtc *crtc;
4990 bool encoder_enabled;
4991 enum pipe pipe;
4992
4993 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
4994 connector->base.base.id,
Jani Nikulac23cc412014-06-03 14:56:17 +03004995 connector->base.name);
Daniel Vetter0a91ca22012-07-02 21:54:27 +02004996
4997 WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
4998 "wrong connector dpms state\n");
4999 WARN(connector->base.encoder != &encoder->base,
5000 "active connector not linked to encoder\n");
5001 WARN(!encoder->connectors_active,
5002 "encoder->connectors_active not set\n");
5003
5004 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
5005 WARN(!encoder_enabled, "encoder not enabled\n");
5006 if (WARN_ON(!encoder->base.crtc))
5007 return;
5008
5009 crtc = encoder->base.crtc;
5010
5011 WARN(!crtc->enabled, "crtc not enabled\n");
5012 WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
5013 WARN(pipe != to_intel_crtc(crtc)->pipe,
5014 "encoder active on the wrong pipe\n");
5015 }
5016}
5017
Daniel Vetter5ab432e2012-06-30 08:59:56 +02005018/* Even simpler default implementation, if there's really no special case to
5019 * consider. */
5020void intel_connector_dpms(struct drm_connector *connector, int mode)
5021{
Daniel Vetter5ab432e2012-06-30 08:59:56 +02005022 /* All the simple cases only support two dpms states. */
5023 if (mode != DRM_MODE_DPMS_ON)
5024 mode = DRM_MODE_DPMS_OFF;
5025
5026 if (mode == connector->dpms)
5027 return;
5028
5029 connector->dpms = mode;
5030
5031 /* Only need to change hw state when actually enabled */
Chris Wilsonc9976dc2013-09-29 19:15:07 +01005032 if (connector->encoder)
5033 intel_encoder_dpms(to_intel_encoder(connector->encoder), mode);
Daniel Vetter0a91ca22012-07-02 21:54:27 +02005034
Daniel Vetterb9805142012-08-31 17:37:33 +02005035 intel_modeset_check_state(connector->dev);
Daniel Vetter5ab432e2012-06-30 08:59:56 +02005036}
5037
Daniel Vetterf0947c32012-07-02 13:10:34 +02005038/* Simple connector->get_hw_state implementation for encoders that support only
5039 * one connector and no cloning and hence the encoder state determines the state
5040 * of the connector. */
5041bool intel_connector_get_hw_state(struct intel_connector *connector)
5042{
Daniel Vetter24929352012-07-02 20:28:59 +02005043 enum pipe pipe = 0;
Daniel Vetterf0947c32012-07-02 13:10:34 +02005044 struct intel_encoder *encoder = connector->encoder;
5045
5046 return encoder->get_hw_state(encoder, &pipe);
5047}
5048
Daniel Vetter1857e1d2013-04-29 19:34:16 +02005049static bool ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe,
5050 struct intel_crtc_config *pipe_config)
5051{
5052 struct drm_i915_private *dev_priv = dev->dev_private;
5053 struct intel_crtc *pipe_B_crtc =
5054 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
5055
5056 DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n",
5057 pipe_name(pipe), pipe_config->fdi_lanes);
5058 if (pipe_config->fdi_lanes > 4) {
5059 DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n",
5060 pipe_name(pipe), pipe_config->fdi_lanes);
5061 return false;
5062 }
5063
Paulo Zanonibafb6552013-11-02 21:07:44 -07005064 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
Daniel Vetter1857e1d2013-04-29 19:34:16 +02005065 if (pipe_config->fdi_lanes > 2) {
5066 DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n",
5067 pipe_config->fdi_lanes);
5068 return false;
5069 } else {
5070 return true;
5071 }
5072 }
5073
5074 if (INTEL_INFO(dev)->num_pipes == 2)
5075 return true;
5076
5077 /* Ivybridge 3 pipe is really complicated */
5078 switch (pipe) {
5079 case PIPE_A:
5080 return true;
5081 case PIPE_B:
5082 if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled &&
5083 pipe_config->fdi_lanes > 2) {
5084 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
5085 pipe_name(pipe), pipe_config->fdi_lanes);
5086 return false;
5087 }
5088 return true;
5089 case PIPE_C:
Daniel Vetter1e833f42013-02-19 22:31:57 +01005090 if (!pipe_has_enabled_pch(pipe_B_crtc) ||
Daniel Vetter1857e1d2013-04-29 19:34:16 +02005091 pipe_B_crtc->config.fdi_lanes <= 2) {
5092 if (pipe_config->fdi_lanes > 2) {
5093 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
5094 pipe_name(pipe), pipe_config->fdi_lanes);
5095 return false;
5096 }
5097 } else {
5098 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
5099 return false;
5100 }
5101 return true;
5102 default:
5103 BUG();
5104 }
5105}
5106
Daniel Vettere29c22c2013-02-21 00:00:16 +01005107#define RETRY 1
5108static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc,
5109 struct intel_crtc_config *pipe_config)
Daniel Vetter877d48d2013-04-19 11:24:43 +02005110{
Daniel Vetter1857e1d2013-04-29 19:34:16 +02005111 struct drm_device *dev = intel_crtc->base.dev;
Daniel Vetter877d48d2013-04-19 11:24:43 +02005112 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
Daniel Vetterff9a6752013-06-01 17:16:21 +02005113 int lane, link_bw, fdi_dotclock;
Daniel Vettere29c22c2013-02-21 00:00:16 +01005114 bool setup_ok, needs_recompute = false;
Daniel Vetter877d48d2013-04-19 11:24:43 +02005115
Daniel Vettere29c22c2013-02-21 00:00:16 +01005116retry:
Daniel Vetter877d48d2013-04-19 11:24:43 +02005117 /* FDI is a binary signal running at ~2.7GHz, encoding
5118 * each output octet as 10 bits. The actual frequency
5119 * is stored as a divider into a 100MHz clock, and the
5120 * mode pixel clock is stored in units of 1KHz.
5121 * Hence the bw of each lane in terms of the mode signal
5122 * is:
5123 */
5124 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
5125
Damien Lespiau241bfc32013-09-25 16:45:37 +01005126 fdi_dotclock = adjusted_mode->crtc_clock;
Daniel Vetter877d48d2013-04-19 11:24:43 +02005127
Daniel Vetter2bd89a02013-06-01 17:16:19 +02005128 lane = ironlake_get_lanes_required(fdi_dotclock, link_bw,
Daniel Vetter877d48d2013-04-19 11:24:43 +02005129 pipe_config->pipe_bpp);
5130
5131 pipe_config->fdi_lanes = lane;
5132
Daniel Vetter2bd89a02013-06-01 17:16:19 +02005133 intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock,
Daniel Vetter877d48d2013-04-19 11:24:43 +02005134 link_bw, &pipe_config->fdi_m_n);
Daniel Vetter1857e1d2013-04-29 19:34:16 +02005135
Daniel Vettere29c22c2013-02-21 00:00:16 +01005136 setup_ok = ironlake_check_fdi_lanes(intel_crtc->base.dev,
5137 intel_crtc->pipe, pipe_config);
5138 if (!setup_ok && pipe_config->pipe_bpp > 6*3) {
5139 pipe_config->pipe_bpp -= 2*3;
5140 DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n",
5141 pipe_config->pipe_bpp);
5142 needs_recompute = true;
5143 pipe_config->bw_constrained = true;
5144
5145 goto retry;
5146 }
5147
5148 if (needs_recompute)
5149 return RETRY;
5150
5151 return setup_ok ? 0 : -EINVAL;
Daniel Vetter877d48d2013-04-19 11:24:43 +02005152}
5153
Paulo Zanoni42db64e2013-05-31 16:33:22 -03005154static void hsw_compute_ips_config(struct intel_crtc *crtc,
5155 struct intel_crtc_config *pipe_config)
5156{
Jani Nikulad330a952014-01-21 11:24:25 +02005157 pipe_config->ips_enabled = i915.enable_ips &&
Paulo Zanoni3c4ca582013-05-31 16:33:23 -03005158 hsw_crtc_supports_ips(crtc) &&
Jesse Barnesb6dfdc92013-07-25 10:06:50 -07005159 pipe_config->pipe_bpp <= 24;
Paulo Zanoni42db64e2013-05-31 16:33:22 -03005160}
5161
Daniel Vettera43f6e02013-06-07 23:10:32 +02005162static int intel_crtc_compute_config(struct intel_crtc *crtc,
Daniel Vettere29c22c2013-02-21 00:00:16 +01005163 struct intel_crtc_config *pipe_config)
Jesse Barnes79e53942008-11-07 14:24:08 -08005164{
Daniel Vettera43f6e02013-06-07 23:10:32 +02005165 struct drm_device *dev = crtc->base.dev;
Daniel Vetterb8cecdf2013-03-27 00:44:50 +01005166 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
Chris Wilson89749352010-09-12 18:25:19 +01005167
Ville Syrjäläad3a4472013-09-04 18:30:04 +03005168 /* FIXME should check pixel clock limits on all platforms */
Ville Syrjäläcf532bb2013-09-04 18:30:02 +03005169 if (INTEL_INFO(dev)->gen < 4) {
5170 struct drm_i915_private *dev_priv = dev->dev_private;
5171 int clock_limit =
5172 dev_priv->display.get_display_clock_speed(dev);
5173
5174 /*
5175 * Enable pixel doubling when the dot clock
5176 * is > 90% of the (display) core speed.
5177 *
Ville Syrjäläb397c962013-09-04 18:30:06 +03005178 * GDG double wide on either pipe,
5179 * otherwise pipe A only.
Ville Syrjäläcf532bb2013-09-04 18:30:02 +03005180 */
Ville Syrjäläb397c962013-09-04 18:30:06 +03005181 if ((crtc->pipe == PIPE_A || IS_I915G(dev)) &&
Damien Lespiau241bfc32013-09-25 16:45:37 +01005182 adjusted_mode->crtc_clock > clock_limit * 9 / 10) {
Ville Syrjäläad3a4472013-09-04 18:30:04 +03005183 clock_limit *= 2;
Ville Syrjäläcf532bb2013-09-04 18:30:02 +03005184 pipe_config->double_wide = true;
Ville Syrjäläad3a4472013-09-04 18:30:04 +03005185 }
5186
Damien Lespiau241bfc32013-09-25 16:45:37 +01005187 if (adjusted_mode->crtc_clock > clock_limit * 9 / 10)
Daniel Vettere29c22c2013-02-21 00:00:16 +01005188 return -EINVAL;
Zhenyu Wang2c072452009-06-05 15:38:42 +08005189 }
Chris Wilson89749352010-09-12 18:25:19 +01005190
Ville Syrjälä1d1d0e22013-09-04 18:30:05 +03005191 /*
5192 * Pipe horizontal size must be even in:
5193 * - DVO ganged mode
5194 * - LVDS dual channel mode
5195 * - Double wide pipe
5196 */
5197 if ((intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
5198 intel_is_dual_link_lvds(dev)) || pipe_config->double_wide)
5199 pipe_config->pipe_src_w &= ~1;
5200
Damien Lespiau8693a822013-05-03 18:48:11 +01005201 /* Cantiga+ cannot handle modes with a hsync front porch of 0.
5202 * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
Chris Wilson44f46b422012-06-21 13:19:59 +03005203 */
5204 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
5205 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
Daniel Vettere29c22c2013-02-21 00:00:16 +01005206 return -EINVAL;
Chris Wilson44f46b422012-06-21 13:19:59 +03005207
Daniel Vetterbd080ee2013-04-17 20:01:39 +02005208 if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) {
Daniel Vetter5d2d38d2013-03-27 00:45:01 +01005209 pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */
Daniel Vetterbd080ee2013-04-17 20:01:39 +02005210 } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) {
Daniel Vetter5d2d38d2013-03-27 00:45:01 +01005211 /* only a 8bpc pipe, with 6bpc dither through the panel fitter
5212 * for lvds. */
5213 pipe_config->pipe_bpp = 8*3;
5214 }
5215
Damien Lespiauf5adf942013-06-24 18:29:34 +01005216 if (HAS_IPS(dev))
Daniel Vettera43f6e02013-06-07 23:10:32 +02005217 hsw_compute_ips_config(crtc, pipe_config);
5218
Daniel Vetter12030432014-06-25 22:02:00 +03005219 /*
5220 * XXX: PCH/WRPLL clock sharing is done in ->mode_set, so make sure the
5221 * old clock survives for now.
5222 */
5223 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev) || HAS_DDI(dev))
Daniel Vettera43f6e02013-06-07 23:10:32 +02005224 pipe_config->shared_dpll = crtc->config.shared_dpll;
Paulo Zanoni42db64e2013-05-31 16:33:22 -03005225
Daniel Vetter877d48d2013-04-19 11:24:43 +02005226 if (pipe_config->has_pch_encoder)
Daniel Vettera43f6e02013-06-07 23:10:32 +02005227 return ironlake_fdi_compute_config(crtc, pipe_config);
Daniel Vetter877d48d2013-04-19 11:24:43 +02005228
Daniel Vettere29c22c2013-02-21 00:00:16 +01005229 return 0;
Jesse Barnes79e53942008-11-07 14:24:08 -08005230}
5231
Jesse Barnes25eb05fc2012-03-28 13:39:23 -07005232static int valleyview_get_display_clock_speed(struct drm_device *dev)
5233{
Ville Syrjäläd197b7d2014-06-13 13:37:49 +03005234 struct drm_i915_private *dev_priv = dev->dev_private;
5235 int vco = valleyview_get_vco(dev_priv);
5236 u32 val;
5237 int divider;
5238
5239 mutex_lock(&dev_priv->dpio_lock);
5240 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
5241 mutex_unlock(&dev_priv->dpio_lock);
5242
5243 divider = val & DISPLAY_FREQUENCY_VALUES;
5244
Ville Syrjälä7d007f42014-06-13 13:37:53 +03005245 WARN((val & DISPLAY_FREQUENCY_STATUS) !=
5246 (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
5247 "cdclk change in progress\n");
5248
Ville Syrjäläd197b7d2014-06-13 13:37:49 +03005249 return DIV_ROUND_CLOSEST(vco << 1, divider + 1);
Jesse Barnes25eb05fc2012-03-28 13:39:23 -07005250}
5251
Jesse Barnese70236a2009-09-21 10:42:27 -07005252static int i945_get_display_clock_speed(struct drm_device *dev)
Jesse Barnes79e53942008-11-07 14:24:08 -08005253{
Jesse Barnese70236a2009-09-21 10:42:27 -07005254 return 400000;
5255}
Jesse Barnes79e53942008-11-07 14:24:08 -08005256
Jesse Barnese70236a2009-09-21 10:42:27 -07005257static int i915_get_display_clock_speed(struct drm_device *dev)
5258{
5259 return 333000;
5260}
Jesse Barnes79e53942008-11-07 14:24:08 -08005261
Jesse Barnese70236a2009-09-21 10:42:27 -07005262static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
5263{
5264 return 200000;
5265}
Jesse Barnes79e53942008-11-07 14:24:08 -08005266
Daniel Vetter257a7ff2013-07-26 08:35:42 +02005267static int pnv_get_display_clock_speed(struct drm_device *dev)
5268{
5269 u16 gcfgc = 0;
5270
5271 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
5272
5273 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
5274 case GC_DISPLAY_CLOCK_267_MHZ_PNV:
5275 return 267000;
5276 case GC_DISPLAY_CLOCK_333_MHZ_PNV:
5277 return 333000;
5278 case GC_DISPLAY_CLOCK_444_MHZ_PNV:
5279 return 444000;
5280 case GC_DISPLAY_CLOCK_200_MHZ_PNV:
5281 return 200000;
5282 default:
5283 DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc);
5284 case GC_DISPLAY_CLOCK_133_MHZ_PNV:
5285 return 133000;
5286 case GC_DISPLAY_CLOCK_167_MHZ_PNV:
5287 return 167000;
5288 }
5289}
5290
Jesse Barnese70236a2009-09-21 10:42:27 -07005291static int i915gm_get_display_clock_speed(struct drm_device *dev)
5292{
5293 u16 gcfgc = 0;
5294
5295 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
5296
5297 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
Jesse Barnes79e53942008-11-07 14:24:08 -08005298 return 133000;
Jesse Barnese70236a2009-09-21 10:42:27 -07005299 else {
5300 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
5301 case GC_DISPLAY_CLOCK_333_MHZ:
5302 return 333000;
5303 default:
5304 case GC_DISPLAY_CLOCK_190_200_MHZ:
5305 return 190000;
5306 }
5307 }
5308}
Jesse Barnes79e53942008-11-07 14:24:08 -08005309
Jesse Barnese70236a2009-09-21 10:42:27 -07005310static int i865_get_display_clock_speed(struct drm_device *dev)
5311{
5312 return 266000;
5313}
5314
5315static int i855_get_display_clock_speed(struct drm_device *dev)
5316{
5317 u16 hpllcc = 0;
5318 /* Assume that the hardware is in the high speed state. This
5319 * should be the default.
5320 */
5321 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
5322 case GC_CLOCK_133_200:
5323 case GC_CLOCK_100_200:
5324 return 200000;
5325 case GC_CLOCK_166_250:
5326 return 250000;
5327 case GC_CLOCK_100_133:
5328 return 133000;
5329 }
5330
5331 /* Shouldn't happen */
5332 return 0;
5333}
5334
5335static int i830_get_display_clock_speed(struct drm_device *dev)
5336{
5337 return 133000;
Jesse Barnes79e53942008-11-07 14:24:08 -08005338}
5339
Zhenyu Wang2c072452009-06-05 15:38:42 +08005340static void
Ville Syrjäläa65851a2013-04-23 15:03:34 +03005341intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den)
Zhenyu Wang2c072452009-06-05 15:38:42 +08005342{
Ville Syrjäläa65851a2013-04-23 15:03:34 +03005343 while (*num > DATA_LINK_M_N_MASK ||
5344 *den > DATA_LINK_M_N_MASK) {
Zhenyu Wang2c072452009-06-05 15:38:42 +08005345 *num >>= 1;
5346 *den >>= 1;
5347 }
5348}
5349
Ville Syrjäläa65851a2013-04-23 15:03:34 +03005350static void compute_m_n(unsigned int m, unsigned int n,
5351 uint32_t *ret_m, uint32_t *ret_n)
5352{
5353 *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX);
5354 *ret_m = div_u64((uint64_t) m * *ret_n, n);
5355 intel_reduce_m_n_ratio(ret_m, ret_n);
5356}
5357
Daniel Vettere69d0bc2012-11-29 15:59:36 +01005358void
5359intel_link_compute_m_n(int bits_per_pixel, int nlanes,
5360 int pixel_clock, int link_clock,
5361 struct intel_link_m_n *m_n)
Zhenyu Wang2c072452009-06-05 15:38:42 +08005362{
Daniel Vettere69d0bc2012-11-29 15:59:36 +01005363 m_n->tu = 64;
Ville Syrjäläa65851a2013-04-23 15:03:34 +03005364
5365 compute_m_n(bits_per_pixel * pixel_clock,
5366 link_clock * nlanes * 8,
5367 &m_n->gmch_m, &m_n->gmch_n);
5368
5369 compute_m_n(pixel_clock, link_clock,
5370 &m_n->link_m, &m_n->link_n);
Zhenyu Wang2c072452009-06-05 15:38:42 +08005371}
5372
Chris Wilsona7615032011-01-12 17:04:08 +00005373static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
5374{
Jani Nikulad330a952014-01-21 11:24:25 +02005375 if (i915.panel_use_ssc >= 0)
5376 return i915.panel_use_ssc != 0;
Rodrigo Vivi41aa3442013-05-09 20:03:18 -03005377 return dev_priv->vbt.lvds_use_ssc
Keith Packard435793d2011-07-12 14:56:22 -07005378 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
Chris Wilsona7615032011-01-12 17:04:08 +00005379}
5380
Jesse Barnesc65d77d2011-12-15 12:30:36 -08005381static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
5382{
5383 struct drm_device *dev = crtc->dev;
5384 struct drm_i915_private *dev_priv = dev->dev_private;
5385 int refclk;
5386
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005387 if (IS_VALLEYVIEW(dev)) {
Daniel Vetter9a0ea492013-09-16 11:29:34 +02005388 refclk = 100000;
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005389 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
Jesse Barnesc65d77d2011-12-15 12:30:36 -08005390 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
Ville Syrjäläe91e9412013-12-09 18:54:16 +02005391 refclk = dev_priv->vbt.lvds_ssc_freq;
5392 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk);
Jesse Barnesc65d77d2011-12-15 12:30:36 -08005393 } else if (!IS_GEN2(dev)) {
5394 refclk = 96000;
5395 } else {
5396 refclk = 48000;
5397 }
5398
5399 return refclk;
5400}
5401
Daniel Vetter7429e9d2013-04-20 17:19:46 +02005402static uint32_t pnv_dpll_compute_fp(struct dpll *dpll)
Jesse Barnesc65d77d2011-12-15 12:30:36 -08005403{
Daniel Vetter7df00d72013-05-21 21:54:55 +02005404 return (1 << dpll->n) << 16 | dpll->m2;
Daniel Vetter7429e9d2013-04-20 17:19:46 +02005405}
Daniel Vetterf47709a2013-03-28 10:42:02 +01005406
Daniel Vetter7429e9d2013-04-20 17:19:46 +02005407static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll)
5408{
5409 return dpll->n << 16 | dpll->m1 << 8 | dpll->m2;
Jesse Barnesc65d77d2011-12-15 12:30:36 -08005410}
5411
Daniel Vetterf47709a2013-03-28 10:42:02 +01005412static void i9xx_update_pll_dividers(struct intel_crtc *crtc,
Jesse Barnesa7516a02011-12-15 12:30:37 -08005413 intel_clock_t *reduced_clock)
5414{
Daniel Vetterf47709a2013-03-28 10:42:02 +01005415 struct drm_device *dev = crtc->base.dev;
Jesse Barnesa7516a02011-12-15 12:30:37 -08005416 u32 fp, fp2 = 0;
5417
5418 if (IS_PINEVIEW(dev)) {
Daniel Vetter7429e9d2013-04-20 17:19:46 +02005419 fp = pnv_dpll_compute_fp(&crtc->config.dpll);
Jesse Barnesa7516a02011-12-15 12:30:37 -08005420 if (reduced_clock)
Daniel Vetter7429e9d2013-04-20 17:19:46 +02005421 fp2 = pnv_dpll_compute_fp(reduced_clock);
Jesse Barnesa7516a02011-12-15 12:30:37 -08005422 } else {
Daniel Vetter7429e9d2013-04-20 17:19:46 +02005423 fp = i9xx_dpll_compute_fp(&crtc->config.dpll);
Jesse Barnesa7516a02011-12-15 12:30:37 -08005424 if (reduced_clock)
Daniel Vetter7429e9d2013-04-20 17:19:46 +02005425 fp2 = i9xx_dpll_compute_fp(reduced_clock);
Jesse Barnesa7516a02011-12-15 12:30:37 -08005426 }
5427
Daniel Vetter8bcc2792013-06-05 13:34:28 +02005428 crtc->config.dpll_hw_state.fp0 = fp;
Jesse Barnesa7516a02011-12-15 12:30:37 -08005429
Daniel Vetterf47709a2013-03-28 10:42:02 +01005430 crtc->lowfreq_avail = false;
5431 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
Jani Nikulad330a952014-01-21 11:24:25 +02005432 reduced_clock && i915.powersave) {
Daniel Vetter8bcc2792013-06-05 13:34:28 +02005433 crtc->config.dpll_hw_state.fp1 = fp2;
Daniel Vetterf47709a2013-03-28 10:42:02 +01005434 crtc->lowfreq_avail = true;
Jesse Barnesa7516a02011-12-15 12:30:37 -08005435 } else {
Daniel Vetter8bcc2792013-06-05 13:34:28 +02005436 crtc->config.dpll_hw_state.fp1 = fp;
Jesse Barnesa7516a02011-12-15 12:30:37 -08005437 }
5438}
5439
Chon Ming Lee5e69f972013-09-05 20:41:49 +08005440static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe
5441 pipe)
Jesse Barnes89b667f2013-04-18 14:51:36 -07005442{
5443 u32 reg_val;
5444
5445 /*
5446 * PLLB opamp always calibrates to max value of 0x3f, force enable it
5447 * and set it to a reasonable value instead.
5448 */
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005449 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
Jesse Barnes89b667f2013-04-18 14:51:36 -07005450 reg_val &= 0xffffff00;
5451 reg_val |= 0x00000030;
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005452 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005453
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005454 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005455 reg_val &= 0x8cffffff;
5456 reg_val = 0x8c000000;
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005457 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005458
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005459 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
Jesse Barnes89b667f2013-04-18 14:51:36 -07005460 reg_val &= 0xffffff00;
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005461 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005462
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005463 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005464 reg_val &= 0x00ffffff;
5465 reg_val |= 0xb0000000;
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005466 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005467}
5468
Daniel Vetterb5518422013-05-03 11:49:48 +02005469static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc,
5470 struct intel_link_m_n *m_n)
5471{
5472 struct drm_device *dev = crtc->base.dev;
5473 struct drm_i915_private *dev_priv = dev->dev_private;
5474 int pipe = crtc->pipe;
5475
Daniel Vettere3b95f12013-05-03 11:49:49 +02005476 I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
5477 I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n);
5478 I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m);
5479 I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n);
Daniel Vetterb5518422013-05-03 11:49:48 +02005480}
5481
5482static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
5483 struct intel_link_m_n *m_n)
5484{
5485 struct drm_device *dev = crtc->base.dev;
5486 struct drm_i915_private *dev_priv = dev->dev_private;
5487 int pipe = crtc->pipe;
5488 enum transcoder transcoder = crtc->config.cpu_transcoder;
5489
5490 if (INTEL_INFO(dev)->gen >= 5) {
5491 I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m);
5492 I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n);
5493 I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m);
5494 I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n);
5495 } else {
Daniel Vettere3b95f12013-05-03 11:49:49 +02005496 I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
5497 I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n);
5498 I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m);
5499 I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n);
Daniel Vetterb5518422013-05-03 11:49:48 +02005500 }
5501}
5502
Daniel Vetter03afc4a2013-04-02 23:42:31 +02005503static void intel_dp_set_m_n(struct intel_crtc *crtc)
5504{
5505 if (crtc->config.has_pch_encoder)
5506 intel_pch_transcoder_set_m_n(crtc, &crtc->config.dp_m_n);
5507 else
5508 intel_cpu_transcoder_set_m_n(crtc, &crtc->config.dp_m_n);
5509}
5510
Daniel Vetterf47709a2013-03-28 10:42:02 +01005511static void vlv_update_pll(struct intel_crtc *crtc)
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005512{
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +02005513 u32 dpll, dpll_md;
5514
5515 /*
5516 * Enable DPIO clock input. We should never disable the reference
5517 * clock for pipe B, since VGA hotplug / manual detection depends
5518 * on it.
5519 */
5520 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV |
5521 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV;
5522 /* We should never disable this, set it here for state tracking */
5523 if (crtc->pipe == PIPE_B)
5524 dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
5525 dpll |= DPLL_VCO_ENABLE;
5526 crtc->config.dpll_hw_state.dpll = dpll;
5527
5528 dpll_md = (crtc->config.pixel_multiplier - 1)
5529 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5530 crtc->config.dpll_hw_state.dpll_md = dpll_md;
5531}
5532
5533static void vlv_prepare_pll(struct intel_crtc *crtc)
5534{
Daniel Vetterf47709a2013-03-28 10:42:02 +01005535 struct drm_device *dev = crtc->base.dev;
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005536 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetterf47709a2013-03-28 10:42:02 +01005537 int pipe = crtc->pipe;
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +02005538 u32 mdiv;
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005539 u32 bestn, bestm1, bestm2, bestp1, bestp2;
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +02005540 u32 coreclk, reg_val;
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005541
Daniel Vetter09153002012-12-12 14:06:44 +01005542 mutex_lock(&dev_priv->dpio_lock);
5543
Daniel Vetterf47709a2013-03-28 10:42:02 +01005544 bestn = crtc->config.dpll.n;
5545 bestm1 = crtc->config.dpll.m1;
5546 bestm2 = crtc->config.dpll.m2;
5547 bestp1 = crtc->config.dpll.p1;
5548 bestp2 = crtc->config.dpll.p2;
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005549
Jesse Barnes89b667f2013-04-18 14:51:36 -07005550 /* See eDP HDMI DPIO driver vbios notes doc */
5551
5552 /* PLL B needs special handling */
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +02005553 if (pipe == PIPE_B)
Chon Ming Lee5e69f972013-09-05 20:41:49 +08005554 vlv_pllb_recal_opamp(dev_priv, pipe);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005555
5556 /* Set up Tx target for periodic Rcomp update */
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005557 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005558
5559 /* Disable target IRef on PLL */
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005560 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe));
Jesse Barnes89b667f2013-04-18 14:51:36 -07005561 reg_val &= 0x00ffffff;
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005562 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005563
5564 /* Disable fast lock */
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005565 vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005566
5567 /* Set idtafcrecal before PLL is enabled */
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005568 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
5569 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
5570 mdiv |= ((bestn << DPIO_N_SHIFT));
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005571 mdiv |= (1 << DPIO_K_SHIFT);
Jesse Barnes7df50802013-05-02 10:48:09 -07005572
5573 /*
5574 * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
5575 * but we don't support that).
5576 * Note: don't use the DAC post divider as it seems unstable.
5577 */
5578 mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT);
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005579 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005580
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005581 mdiv |= DPIO_ENABLE_CALIBRATION;
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005582 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005583
Jesse Barnes89b667f2013-04-18 14:51:36 -07005584 /* Set HBR and RBR LPF coefficients */
Daniel Vetterff9a6752013-06-01 17:16:21 +02005585 if (crtc->config.port_clock == 162000 ||
Ville Syrjälä99750bd2013-06-14 14:02:52 +03005586 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_ANALOG) ||
Jesse Barnes89b667f2013-04-18 14:51:36 -07005587 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI))
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005588 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
Ville Syrjälä885b0122013-07-05 19:21:38 +03005589 0x009f0003);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005590 else
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005591 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
Jesse Barnes89b667f2013-04-18 14:51:36 -07005592 0x00d0000f);
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005593
Jesse Barnes89b667f2013-04-18 14:51:36 -07005594 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP) ||
5595 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT)) {
5596 /* Use SSC source */
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +02005597 if (pipe == PIPE_A)
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005598 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
Jesse Barnes89b667f2013-04-18 14:51:36 -07005599 0x0df40000);
5600 else
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005601 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
Jesse Barnes89b667f2013-04-18 14:51:36 -07005602 0x0df70000);
5603 } else { /* HDMI or VGA */
5604 /* Use bend source */
Daniel Vetterbdd4b6a2014-04-24 23:55:11 +02005605 if (pipe == PIPE_A)
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005606 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
Jesse Barnes89b667f2013-04-18 14:51:36 -07005607 0x0df70000);
5608 else
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005609 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
Jesse Barnes89b667f2013-04-18 14:51:36 -07005610 0x0df40000);
5611 }
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005612
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005613 coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe));
Jesse Barnes89b667f2013-04-18 14:51:36 -07005614 coreclk = (coreclk & 0x0000ff00) | 0x01c00000;
5615 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT) ||
5616 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP))
5617 coreclk |= 0x01000000;
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005618 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk);
Jesse Barnes89b667f2013-04-18 14:51:36 -07005619
Chon Ming Leeab3c7592013-11-07 10:43:30 +08005620 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000);
Daniel Vetter09153002012-12-12 14:06:44 +01005621 mutex_unlock(&dev_priv->dpio_lock);
Jesse Barnesa0c4da22012-06-15 11:55:13 -07005622}
5623
Chon Ming Lee9d556c92014-05-02 14:27:47 +03005624static void chv_update_pll(struct intel_crtc *crtc)
5625{
5626 struct drm_device *dev = crtc->base.dev;
5627 struct drm_i915_private *dev_priv = dev->dev_private;
5628 int pipe = crtc->pipe;
5629 int dpll_reg = DPLL(crtc->pipe);
5630 enum dpio_channel port = vlv_pipe_to_channel(pipe);
Ville Syrjälä580d3812014-04-09 13:29:00 +03005631 u32 loopfilter, intcoeff;
Chon Ming Lee9d556c92014-05-02 14:27:47 +03005632 u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac;
5633 int refclk;
5634
Ville Syrjäläa11b0702014-04-09 13:28:57 +03005635 crtc->config.dpll_hw_state.dpll = DPLL_SSC_REF_CLOCK_CHV |
5636 DPLL_REFA_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS |
5637 DPLL_VCO_ENABLE;
5638 if (pipe != PIPE_A)
5639 crtc->config.dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
5640
5641 crtc->config.dpll_hw_state.dpll_md =
5642 (crtc->config.pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
Chon Ming Lee9d556c92014-05-02 14:27:47 +03005643
5644 bestn = crtc->config.dpll.n;
5645 bestm2_frac = crtc->config.dpll.m2 & 0x3fffff;
5646 bestm1 = crtc->config.dpll.m1;
5647 bestm2 = crtc->config.dpll.m2 >> 22;
5648 bestp1 = crtc->config.dpll.p1;
5649 bestp2 = crtc->config.dpll.p2;
5650
5651 /*
5652 * Enable Refclk and SSC
5653 */
Ville Syrjäläa11b0702014-04-09 13:28:57 +03005654 I915_WRITE(dpll_reg,
5655 crtc->config.dpll_hw_state.dpll & ~DPLL_VCO_ENABLE);
5656
5657 mutex_lock(&dev_priv->dpio_lock);
Chon Ming Lee9d556c92014-05-02 14:27:47 +03005658
Chon Ming Lee9d556c92014-05-02 14:27:47 +03005659 /* p1 and p2 divider */
5660 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port),
5661 5 << DPIO_CHV_S1_DIV_SHIFT |
5662 bestp1 << DPIO_CHV_P1_DIV_SHIFT |
5663 bestp2 << DPIO_CHV_P2_DIV_SHIFT |
5664 1 << DPIO_CHV_K_DIV_SHIFT);
5665
5666 /* Feedback post-divider - m2 */
5667 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2);
5668
5669 /* Feedback refclk divider - n and m1 */
5670 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port),
5671 DPIO_CHV_M1_DIV_BY_2 |
5672 1 << DPIO_CHV_N_DIV_SHIFT);
5673
5674 /* M2 fraction division */
5675 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac);
5676
5677 /* M2 fraction division enable */
5678 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port),
5679 DPIO_CHV_FRAC_DIV_EN |
5680 (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT));
5681
5682 /* Loop filter */
5683 refclk = i9xx_get_refclk(&crtc->base, 0);
5684 loopfilter = 5 << DPIO_CHV_PROP_COEFF_SHIFT |
5685 2 << DPIO_CHV_GAIN_CTRL_SHIFT;
5686 if (refclk == 100000)
5687 intcoeff = 11;
5688 else if (refclk == 38400)
5689 intcoeff = 10;
5690 else
5691 intcoeff = 9;
5692 loopfilter |= intcoeff << DPIO_CHV_INT_COEFF_SHIFT;
5693 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter);
5694
5695 /* AFC Recal */
5696 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port),
5697 vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) |
5698 DPIO_AFC_RECAL);
5699
5700 mutex_unlock(&dev_priv->dpio_lock);
5701}
5702
Daniel Vetterf47709a2013-03-28 10:42:02 +01005703static void i9xx_update_pll(struct intel_crtc *crtc,
5704 intel_clock_t *reduced_clock,
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005705 int num_connectors)
5706{
Daniel Vetterf47709a2013-03-28 10:42:02 +01005707 struct drm_device *dev = crtc->base.dev;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005708 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005709 u32 dpll;
5710 bool is_sdvo;
Daniel Vetterf47709a2013-03-28 10:42:02 +01005711 struct dpll *clock = &crtc->config.dpll;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005712
Daniel Vetterf47709a2013-03-28 10:42:02 +01005713 i9xx_update_pll_dividers(crtc, reduced_clock);
Vijay Purushothaman2a8f64c2012-09-27 19:13:06 +05305714
Daniel Vetterf47709a2013-03-28 10:42:02 +01005715 is_sdvo = intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_SDVO) ||
5716 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI);
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005717
5718 dpll = DPLL_VGA_MODE_DIS;
5719
Daniel Vetterf47709a2013-03-28 10:42:02 +01005720 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS))
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005721 dpll |= DPLLB_MODE_LVDS;
5722 else
5723 dpll |= DPLLB_MODE_DAC_SERIAL;
Daniel Vetter6cc5f342013-03-27 00:44:53 +01005724
Daniel Vetteref1b4602013-06-01 17:17:04 +02005725 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
Daniel Vetter198a037f2013-04-19 11:14:37 +02005726 dpll |= (crtc->config.pixel_multiplier - 1)
5727 << SDVO_MULTIPLIER_SHIFT_HIRES;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005728 }
Daniel Vetter198a037f2013-04-19 11:14:37 +02005729
5730 if (is_sdvo)
Daniel Vetter4a33e482013-07-06 12:52:05 +02005731 dpll |= DPLL_SDVO_HIGH_SPEED;
Daniel Vetter198a037f2013-04-19 11:14:37 +02005732
Daniel Vetterf47709a2013-03-28 10:42:02 +01005733 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT))
Daniel Vetter4a33e482013-07-06 12:52:05 +02005734 dpll |= DPLL_SDVO_HIGH_SPEED;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005735
5736 /* compute bitmask from p1 value */
5737 if (IS_PINEVIEW(dev))
5738 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
5739 else {
5740 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5741 if (IS_G4X(dev) && reduced_clock)
5742 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
5743 }
5744 switch (clock->p2) {
5745 case 5:
5746 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
5747 break;
5748 case 7:
5749 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
5750 break;
5751 case 10:
5752 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
5753 break;
5754 case 14:
5755 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
5756 break;
5757 }
5758 if (INTEL_INFO(dev)->gen >= 4)
5759 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
5760
Daniel Vetter09ede542013-04-30 14:01:45 +02005761 if (crtc->config.sdvo_tv_clock)
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005762 dpll |= PLL_REF_INPUT_TVCLKINBC;
Daniel Vetterf47709a2013-03-28 10:42:02 +01005763 else if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005764 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
5765 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
5766 else
5767 dpll |= PLL_REF_INPUT_DREFCLK;
5768
5769 dpll |= DPLL_VCO_ENABLE;
Daniel Vetter8bcc2792013-06-05 13:34:28 +02005770 crtc->config.dpll_hw_state.dpll = dpll;
5771
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005772 if (INTEL_INFO(dev)->gen >= 4) {
Daniel Vetteref1b4602013-06-01 17:17:04 +02005773 u32 dpll_md = (crtc->config.pixel_multiplier - 1)
5774 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
Daniel Vetter8bcc2792013-06-05 13:34:28 +02005775 crtc->config.dpll_hw_state.dpll_md = dpll_md;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005776 }
5777}
5778
Daniel Vetterf47709a2013-03-28 10:42:02 +01005779static void i8xx_update_pll(struct intel_crtc *crtc,
Daniel Vetterf47709a2013-03-28 10:42:02 +01005780 intel_clock_t *reduced_clock,
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005781 int num_connectors)
5782{
Daniel Vetterf47709a2013-03-28 10:42:02 +01005783 struct drm_device *dev = crtc->base.dev;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005784 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005785 u32 dpll;
Daniel Vetterf47709a2013-03-28 10:42:02 +01005786 struct dpll *clock = &crtc->config.dpll;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005787
Daniel Vetterf47709a2013-03-28 10:42:02 +01005788 i9xx_update_pll_dividers(crtc, reduced_clock);
Vijay Purushothaman2a8f64c2012-09-27 19:13:06 +05305789
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005790 dpll = DPLL_VGA_MODE_DIS;
5791
Daniel Vetterf47709a2013-03-28 10:42:02 +01005792 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS)) {
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005793 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5794 } else {
5795 if (clock->p1 == 2)
5796 dpll |= PLL_P1_DIVIDE_BY_TWO;
5797 else
5798 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5799 if (clock->p2 == 4)
5800 dpll |= PLL_P2_DIVIDE_BY_4;
5801 }
5802
Daniel Vetter4a33e482013-07-06 12:52:05 +02005803 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DVO))
5804 dpll |= DPLL_DVO_2X_MODE;
5805
Daniel Vetterf47709a2013-03-28 10:42:02 +01005806 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005807 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
5808 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
5809 else
5810 dpll |= PLL_REF_INPUT_DREFCLK;
5811
5812 dpll |= DPLL_VCO_ENABLE;
Daniel Vetter8bcc2792013-06-05 13:34:28 +02005813 crtc->config.dpll_hw_state.dpll = dpll;
Daniel Vettereb1cbe42012-03-28 23:12:16 +02005814}
5815
Daniel Vetter8a654f32013-06-01 17:16:22 +02005816static void intel_set_pipe_timings(struct intel_crtc *intel_crtc)
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005817{
5818 struct drm_device *dev = intel_crtc->base.dev;
5819 struct drm_i915_private *dev_priv = dev->dev_private;
5820 enum pipe pipe = intel_crtc->pipe;
Daniel Vetter3b117c82013-04-17 20:15:07 +02005821 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
Daniel Vetter8a654f32013-06-01 17:16:22 +02005822 struct drm_display_mode *adjusted_mode =
5823 &intel_crtc->config.adjusted_mode;
Ville Syrjälä1caea6e2014-03-28 23:29:32 +02005824 uint32_t crtc_vtotal, crtc_vblank_end;
5825 int vsyncshift = 0;
Daniel Vetter4d8a62e2013-05-03 11:49:51 +02005826
5827 /* We need to be careful not to changed the adjusted mode, for otherwise
5828 * the hw state checker will get angry at the mismatch. */
5829 crtc_vtotal = adjusted_mode->crtc_vtotal;
5830 crtc_vblank_end = adjusted_mode->crtc_vblank_end;
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005831
Ville Syrjälä609aeac2014-03-28 23:29:30 +02005832 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005833 /* the chip adds 2 halflines automatically */
Daniel Vetter4d8a62e2013-05-03 11:49:51 +02005834 crtc_vtotal -= 1;
5835 crtc_vblank_end -= 1;
Ville Syrjälä609aeac2014-03-28 23:29:30 +02005836
5837 if (intel_pipe_has_type(&intel_crtc->base, INTEL_OUTPUT_SDVO))
5838 vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2;
5839 else
5840 vsyncshift = adjusted_mode->crtc_hsync_start -
5841 adjusted_mode->crtc_htotal / 2;
Ville Syrjälä1caea6e2014-03-28 23:29:32 +02005842 if (vsyncshift < 0)
5843 vsyncshift += adjusted_mode->crtc_htotal;
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005844 }
5845
5846 if (INTEL_INFO(dev)->gen > 3)
Paulo Zanonife2b8f92012-10-23 18:30:02 -02005847 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005848
Paulo Zanonife2b8f92012-10-23 18:30:02 -02005849 I915_WRITE(HTOTAL(cpu_transcoder),
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005850 (adjusted_mode->crtc_hdisplay - 1) |
5851 ((adjusted_mode->crtc_htotal - 1) << 16));
Paulo Zanonife2b8f92012-10-23 18:30:02 -02005852 I915_WRITE(HBLANK(cpu_transcoder),
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005853 (adjusted_mode->crtc_hblank_start - 1) |
5854 ((adjusted_mode->crtc_hblank_end - 1) << 16));
Paulo Zanonife2b8f92012-10-23 18:30:02 -02005855 I915_WRITE(HSYNC(cpu_transcoder),
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005856 (adjusted_mode->crtc_hsync_start - 1) |
5857 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5858
Paulo Zanonife2b8f92012-10-23 18:30:02 -02005859 I915_WRITE(VTOTAL(cpu_transcoder),
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005860 (adjusted_mode->crtc_vdisplay - 1) |
Daniel Vetter4d8a62e2013-05-03 11:49:51 +02005861 ((crtc_vtotal - 1) << 16));
Paulo Zanonife2b8f92012-10-23 18:30:02 -02005862 I915_WRITE(VBLANK(cpu_transcoder),
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005863 (adjusted_mode->crtc_vblank_start - 1) |
Daniel Vetter4d8a62e2013-05-03 11:49:51 +02005864 ((crtc_vblank_end - 1) << 16));
Paulo Zanonife2b8f92012-10-23 18:30:02 -02005865 I915_WRITE(VSYNC(cpu_transcoder),
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005866 (adjusted_mode->crtc_vsync_start - 1) |
5867 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5868
Paulo Zanonib5e508d2012-10-24 11:34:43 -02005869 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
5870 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
5871 * documented on the DDI_FUNC_CTL register description, EDP Input Select
5872 * bits. */
5873 if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP &&
5874 (pipe == PIPE_B || pipe == PIPE_C))
5875 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));
5876
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005877 /* pipesrc controls the size that is scaled from, which should
5878 * always be the user's requested size.
5879 */
5880 I915_WRITE(PIPESRC(pipe),
Ville Syrjälä37327ab2013-09-04 18:25:28 +03005881 ((intel_crtc->config.pipe_src_w - 1) << 16) |
5882 (intel_crtc->config.pipe_src_h - 1));
Paulo Zanonib0e77b92012-10-01 18:10:53 -03005883}
5884
Daniel Vetter1bd1bd82013-04-29 21:56:12 +02005885static void intel_get_pipe_timings(struct intel_crtc *crtc,
5886 struct intel_crtc_config *pipe_config)
5887{
5888 struct drm_device *dev = crtc->base.dev;
5889 struct drm_i915_private *dev_priv = dev->dev_private;
5890 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
5891 uint32_t tmp;
5892
5893 tmp = I915_READ(HTOTAL(cpu_transcoder));
5894 pipe_config->adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1;
5895 pipe_config->adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1;
5896 tmp = I915_READ(HBLANK(cpu_transcoder));
5897 pipe_config->adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1;
5898 pipe_config->adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1;
5899 tmp = I915_READ(HSYNC(cpu_transcoder));
5900 pipe_config->adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1;
5901 pipe_config->adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1;
5902
5903 tmp = I915_READ(VTOTAL(cpu_transcoder));
5904 pipe_config->adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1;
5905 pipe_config->adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1;
5906 tmp = I915_READ(VBLANK(cpu_transcoder));
5907 pipe_config->adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1;
5908 pipe_config->adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1;
5909 tmp = I915_READ(VSYNC(cpu_transcoder));
5910 pipe_config->adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1;
5911 pipe_config->adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1;
5912
5913 if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) {
5914 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE;
5915 pipe_config->adjusted_mode.crtc_vtotal += 1;
5916 pipe_config->adjusted_mode.crtc_vblank_end += 1;
5917 }
5918
5919 tmp = I915_READ(PIPESRC(crtc->pipe));
Ville Syrjälä37327ab2013-09-04 18:25:28 +03005920 pipe_config->pipe_src_h = (tmp & 0xffff) + 1;
5921 pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1;
5922
5923 pipe_config->requested_mode.vdisplay = pipe_config->pipe_src_h;
5924 pipe_config->requested_mode.hdisplay = pipe_config->pipe_src_w;
Daniel Vetter1bd1bd82013-04-29 21:56:12 +02005925}
5926
Daniel Vetterf6a83282014-02-11 15:28:57 -08005927void intel_mode_from_pipe_config(struct drm_display_mode *mode,
5928 struct intel_crtc_config *pipe_config)
Jesse Barnesbabea612013-06-26 18:57:38 +03005929{
Daniel Vetterf6a83282014-02-11 15:28:57 -08005930 mode->hdisplay = pipe_config->adjusted_mode.crtc_hdisplay;
5931 mode->htotal = pipe_config->adjusted_mode.crtc_htotal;
5932 mode->hsync_start = pipe_config->adjusted_mode.crtc_hsync_start;
5933 mode->hsync_end = pipe_config->adjusted_mode.crtc_hsync_end;
Jesse Barnesbabea612013-06-26 18:57:38 +03005934
Daniel Vetterf6a83282014-02-11 15:28:57 -08005935 mode->vdisplay = pipe_config->adjusted_mode.crtc_vdisplay;
5936 mode->vtotal = pipe_config->adjusted_mode.crtc_vtotal;
5937 mode->vsync_start = pipe_config->adjusted_mode.crtc_vsync_start;
5938 mode->vsync_end = pipe_config->adjusted_mode.crtc_vsync_end;
Jesse Barnesbabea612013-06-26 18:57:38 +03005939
Daniel Vetterf6a83282014-02-11 15:28:57 -08005940 mode->flags = pipe_config->adjusted_mode.flags;
Jesse Barnesbabea612013-06-26 18:57:38 +03005941
Daniel Vetterf6a83282014-02-11 15:28:57 -08005942 mode->clock = pipe_config->adjusted_mode.crtc_clock;
5943 mode->flags |= pipe_config->adjusted_mode.flags;
Jesse Barnesbabea612013-06-26 18:57:38 +03005944}
5945
Daniel Vetter84b046f2013-02-19 18:48:54 +01005946static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc)
5947{
5948 struct drm_device *dev = intel_crtc->base.dev;
5949 struct drm_i915_private *dev_priv = dev->dev_private;
5950 uint32_t pipeconf;
5951
Daniel Vetter9f11a9e2013-06-13 00:54:58 +02005952 pipeconf = 0;
Daniel Vetter84b046f2013-02-19 18:48:54 +01005953
Daniel Vetter67c72a12013-09-24 11:46:14 +02005954 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
5955 I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE)
5956 pipeconf |= PIPECONF_ENABLE;
5957
Ville Syrjäläcf532bb2013-09-04 18:30:02 +03005958 if (intel_crtc->config.double_wide)
5959 pipeconf |= PIPECONF_DOUBLE_WIDE;
Daniel Vetter84b046f2013-02-19 18:48:54 +01005960
Daniel Vetterff9ce462013-04-24 14:57:17 +02005961 /* only g4x and later have fancy bpc/dither controls */
5962 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
Daniel Vetterff9ce462013-04-24 14:57:17 +02005963 /* Bspec claims that we can't use dithering for 30bpp pipes. */
5964 if (intel_crtc->config.dither && intel_crtc->config.pipe_bpp != 30)
5965 pipeconf |= PIPECONF_DITHER_EN |
5966 PIPECONF_DITHER_TYPE_SP;
5967
5968 switch (intel_crtc->config.pipe_bpp) {
5969 case 18:
5970 pipeconf |= PIPECONF_6BPC;
5971 break;
5972 case 24:
5973 pipeconf |= PIPECONF_8BPC;
5974 break;
5975 case 30:
5976 pipeconf |= PIPECONF_10BPC;
5977 break;
5978 default:
5979 /* Case prevented by intel_choose_pipe_bpp_dither. */
5980 BUG();
Daniel Vetter84b046f2013-02-19 18:48:54 +01005981 }
5982 }
5983
5984 if (HAS_PIPE_CXSR(dev)) {
5985 if (intel_crtc->lowfreq_avail) {
5986 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
5987 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
5988 } else {
5989 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
Daniel Vetter84b046f2013-02-19 18:48:54 +01005990 }
5991 }
5992
Ville Syrjäläefc2cff2014-03-28 23:29:31 +02005993 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) {
5994 if (INTEL_INFO(dev)->gen < 4 ||
5995 intel_pipe_has_type(&intel_crtc->base, INTEL_OUTPUT_SDVO))
5996 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
5997 else
5998 pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT;
5999 } else
Daniel Vetter84b046f2013-02-19 18:48:54 +01006000 pipeconf |= PIPECONF_PROGRESSIVE;
6001
Daniel Vetter9f11a9e2013-06-13 00:54:58 +02006002 if (IS_VALLEYVIEW(dev) && intel_crtc->config.limited_color_range)
6003 pipeconf |= PIPECONF_COLOR_RANGE_SELECT;
Ville Syrjälä9c8e09b2013-04-02 16:10:09 +03006004
Daniel Vetter84b046f2013-02-19 18:48:54 +01006005 I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf);
6006 POSTING_READ(PIPECONF(intel_crtc->pipe));
6007}
6008
Eric Anholtf564048e2011-03-30 13:01:02 -07006009static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
Eric Anholtf564048e2011-03-30 13:01:02 -07006010 int x, int y,
Daniel Vetter94352cf2012-07-05 22:51:56 +02006011 struct drm_framebuffer *fb)
Jesse Barnes79e53942008-11-07 14:24:08 -08006012{
6013 struct drm_device *dev = crtc->dev;
6014 struct drm_i915_private *dev_priv = dev->dev_private;
6015 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Eric Anholtc751ce42010-03-25 11:48:48 -07006016 int refclk, num_connectors = 0;
Jesse Barnes652c3932009-08-17 13:31:43 -07006017 intel_clock_t clock, reduced_clock;
Daniel Vettera16af7212013-04-30 14:01:44 +02006018 bool ok, has_reduced_clock = false;
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006019 bool is_lvds = false, is_dsi = false;
Chris Wilson5eddb702010-09-11 13:48:45 +01006020 struct intel_encoder *encoder;
Ma Lingd4906092009-03-18 20:13:27 +08006021 const intel_limit_t *limit;
Jesse Barnes79e53942008-11-07 14:24:08 -08006022
Daniel Vetter6c2b7c122012-07-05 09:50:24 +02006023 for_each_encoder_on_crtc(dev, crtc, encoder) {
Chris Wilson5eddb702010-09-11 13:48:45 +01006024 switch (encoder->type) {
Jesse Barnes79e53942008-11-07 14:24:08 -08006025 case INTEL_OUTPUT_LVDS:
6026 is_lvds = true;
6027 break;
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006028 case INTEL_OUTPUT_DSI:
6029 is_dsi = true;
6030 break;
Jesse Barnes79e53942008-11-07 14:24:08 -08006031 }
Kristian Høgsberg43565a02009-02-13 20:56:52 -05006032
Eric Anholtc751ce42010-03-25 11:48:48 -07006033 num_connectors++;
Jesse Barnes79e53942008-11-07 14:24:08 -08006034 }
6035
Jani Nikulaf2335332013-09-13 11:03:09 +03006036 if (is_dsi)
Daniel Vetter5b18e572014-04-24 23:55:06 +02006037 return 0;
Jesse Barnes79e53942008-11-07 14:24:08 -08006038
Jani Nikulaf2335332013-09-13 11:03:09 +03006039 if (!intel_crtc->config.clock_set) {
6040 refclk = i9xx_get_refclk(crtc, num_connectors);
6041
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006042 /*
6043 * Returns a set of divisors for the desired target clock with
6044 * the given refclk, or FALSE. The returned values represent
6045 * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n +
6046 * 2) / p1 / p2.
6047 */
6048 limit = intel_limit(crtc, refclk);
6049 ok = dev_priv->display.find_dpll(limit, crtc,
6050 intel_crtc->config.port_clock,
6051 refclk, NULL, &clock);
Jani Nikulaf2335332013-09-13 11:03:09 +03006052 if (!ok) {
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006053 DRM_ERROR("Couldn't find PLL settings for mode!\n");
6054 return -EINVAL;
6055 }
Eric Anholtf564048e2011-03-30 13:01:02 -07006056
Jani Nikulaf2335332013-09-13 11:03:09 +03006057 if (is_lvds && dev_priv->lvds_downclock_avail) {
6058 /*
6059 * Ensure we match the reduced clock's P to the target
6060 * clock. If the clocks don't match, we can't switch
6061 * the display clock by using the FP0/FP1. In such case
6062 * we will disable the LVDS downclock feature.
6063 */
6064 has_reduced_clock =
6065 dev_priv->display.find_dpll(limit, crtc,
6066 dev_priv->lvds_downclock,
6067 refclk, &clock,
6068 &reduced_clock);
6069 }
6070 /* Compat-code for transition, will disappear. */
Daniel Vetterf47709a2013-03-28 10:42:02 +01006071 intel_crtc->config.dpll.n = clock.n;
6072 intel_crtc->config.dpll.m1 = clock.m1;
6073 intel_crtc->config.dpll.m2 = clock.m2;
6074 intel_crtc->config.dpll.p1 = clock.p1;
6075 intel_crtc->config.dpll.p2 = clock.p2;
6076 }
Eric Anholtf564048e2011-03-30 13:01:02 -07006077
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006078 if (IS_GEN2(dev)) {
Daniel Vetter8a654f32013-06-01 17:16:22 +02006079 i8xx_update_pll(intel_crtc,
Vijay Purushothaman2a8f64c2012-09-27 19:13:06 +05306080 has_reduced_clock ? &reduced_clock : NULL,
6081 num_connectors);
Chon Ming Lee9d556c92014-05-02 14:27:47 +03006082 } else if (IS_CHERRYVIEW(dev)) {
6083 chv_update_pll(intel_crtc);
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006084 } else if (IS_VALLEYVIEW(dev)) {
Jani Nikulaf2335332013-09-13 11:03:09 +03006085 vlv_update_pll(intel_crtc);
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006086 } else {
Daniel Vetterf47709a2013-03-28 10:42:02 +01006087 i9xx_update_pll(intel_crtc,
Daniel Vettereb1cbe42012-03-28 23:12:16 +02006088 has_reduced_clock ? &reduced_clock : NULL,
Robin Schroereba905b2014-05-18 02:24:50 +02006089 num_connectors);
Jani Nikulae9fd1c02013-08-27 15:12:23 +03006090 }
Eric Anholtf564048e2011-03-30 13:01:02 -07006091
Daniel Vetterc8f7a0d2014-04-24 23:55:04 +02006092 return 0;
Eric Anholtf564048e2011-03-30 13:01:02 -07006093}
6094
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02006095static void i9xx_get_pfit_config(struct intel_crtc *crtc,
6096 struct intel_crtc_config *pipe_config)
6097{
6098 struct drm_device *dev = crtc->base.dev;
6099 struct drm_i915_private *dev_priv = dev->dev_private;
6100 uint32_t tmp;
6101
Ville Syrjälädc9e7dec2014-01-10 14:06:45 +02006102 if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev)))
6103 return;
6104
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02006105 tmp = I915_READ(PFIT_CONTROL);
Daniel Vetter06922822013-07-11 13:35:40 +02006106 if (!(tmp & PFIT_ENABLE))
6107 return;
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02006108
Daniel Vetter06922822013-07-11 13:35:40 +02006109 /* Check whether the pfit is attached to our pipe. */
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02006110 if (INTEL_INFO(dev)->gen < 4) {
6111 if (crtc->pipe != PIPE_B)
6112 return;
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02006113 } else {
6114 if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT))
6115 return;
6116 }
6117
Daniel Vetter06922822013-07-11 13:35:40 +02006118 pipe_config->gmch_pfit.control = tmp;
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02006119 pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS);
6120 if (INTEL_INFO(dev)->gen < 5)
6121 pipe_config->gmch_pfit.lvds_border_bits =
6122 I915_READ(LVDS) & LVDS_BORDER_ENABLE;
6123}
6124
Jesse Barnesacbec812013-09-20 11:29:32 -07006125static void vlv_crtc_clock_get(struct intel_crtc *crtc,
6126 struct intel_crtc_config *pipe_config)
6127{
6128 struct drm_device *dev = crtc->base.dev;
6129 struct drm_i915_private *dev_priv = dev->dev_private;
6130 int pipe = pipe_config->cpu_transcoder;
6131 intel_clock_t clock;
6132 u32 mdiv;
Chris Wilson662c6ec2013-09-25 14:24:01 -07006133 int refclk = 100000;
Jesse Barnesacbec812013-09-20 11:29:32 -07006134
6135 mutex_lock(&dev_priv->dpio_lock);
Chon Ming Leeab3c7592013-11-07 10:43:30 +08006136 mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe));
Jesse Barnesacbec812013-09-20 11:29:32 -07006137 mutex_unlock(&dev_priv->dpio_lock);
6138
6139 clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7;
6140 clock.m2 = mdiv & DPIO_M2DIV_MASK;
6141 clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf;
6142 clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7;
6143 clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f;
6144
Ville Syrjäläf6466282013-10-14 14:50:31 +03006145 vlv_clock(refclk, &clock);
Jesse Barnesacbec812013-09-20 11:29:32 -07006146
Ville Syrjäläf6466282013-10-14 14:50:31 +03006147 /* clock.dot is the fast clock */
6148 pipe_config->port_clock = clock.dot / 5;
Jesse Barnesacbec812013-09-20 11:29:32 -07006149}
6150
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006151static void i9xx_get_plane_config(struct intel_crtc *crtc,
6152 struct intel_plane_config *plane_config)
6153{
6154 struct drm_device *dev = crtc->base.dev;
6155 struct drm_i915_private *dev_priv = dev->dev_private;
6156 u32 val, base, offset;
6157 int pipe = crtc->pipe, plane = crtc->plane;
6158 int fourcc, pixel_format;
6159 int aligned_height;
6160
Dave Airlie66e514c2014-04-03 07:51:54 +10006161 crtc->base.primary->fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL);
6162 if (!crtc->base.primary->fb) {
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006163 DRM_DEBUG_KMS("failed to alloc fb\n");
6164 return;
6165 }
6166
6167 val = I915_READ(DSPCNTR(plane));
6168
6169 if (INTEL_INFO(dev)->gen >= 4)
6170 if (val & DISPPLANE_TILED)
6171 plane_config->tiled = true;
6172
6173 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
6174 fourcc = intel_format_to_fourcc(pixel_format);
Dave Airlie66e514c2014-04-03 07:51:54 +10006175 crtc->base.primary->fb->pixel_format = fourcc;
6176 crtc->base.primary->fb->bits_per_pixel =
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006177 drm_format_plane_cpp(fourcc, 0) * 8;
6178
6179 if (INTEL_INFO(dev)->gen >= 4) {
6180 if (plane_config->tiled)
6181 offset = I915_READ(DSPTILEOFF(plane));
6182 else
6183 offset = I915_READ(DSPLINOFF(plane));
6184 base = I915_READ(DSPSURF(plane)) & 0xfffff000;
6185 } else {
6186 base = I915_READ(DSPADDR(plane));
6187 }
6188 plane_config->base = base;
6189
6190 val = I915_READ(PIPESRC(pipe));
Dave Airlie66e514c2014-04-03 07:51:54 +10006191 crtc->base.primary->fb->width = ((val >> 16) & 0xfff) + 1;
6192 crtc->base.primary->fb->height = ((val >> 0) & 0xfff) + 1;
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006193
6194 val = I915_READ(DSPSTRIDE(pipe));
Dave Airlie66e514c2014-04-03 07:51:54 +10006195 crtc->base.primary->fb->pitches[0] = val & 0xffffff80;
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006196
Dave Airlie66e514c2014-04-03 07:51:54 +10006197 aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006198 plane_config->tiled);
6199
Fabian Frederick1267a262014-07-01 20:39:41 +02006200 plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
6201 aligned_height);
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006202
6203 DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
Dave Airlie66e514c2014-04-03 07:51:54 +10006204 pipe, plane, crtc->base.primary->fb->width,
6205 crtc->base.primary->fb->height,
6206 crtc->base.primary->fb->bits_per_pixel, base,
6207 crtc->base.primary->fb->pitches[0],
Jesse Barnes1ad292b2014-03-07 08:57:49 -08006208 plane_config->size);
6209
6210}
6211
Ville Syrjälä70b23a92014-04-09 13:28:22 +03006212static void chv_crtc_clock_get(struct intel_crtc *crtc,
6213 struct intel_crtc_config *pipe_config)
6214{
6215 struct drm_device *dev = crtc->base.dev;
6216 struct drm_i915_private *dev_priv = dev->dev_private;
6217 int pipe = pipe_config->cpu_transcoder;
6218 enum dpio_channel port = vlv_pipe_to_channel(pipe);
6219 intel_clock_t clock;
6220 u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2;
6221 int refclk = 100000;
6222
6223 mutex_lock(&dev_priv->dpio_lock);
6224 cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port));
6225 pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port));
6226 pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port));
6227 pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port));
6228 mutex_unlock(&dev_priv->dpio_lock);
6229
6230 clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0;
6231 clock.m2 = ((pll_dw0 & 0xff) << 22) | (pll_dw2 & 0x3fffff);
6232 clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf;
6233 clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7;
6234 clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f;
6235
6236 chv_clock(refclk, &clock);
6237
6238 /* clock.dot is the fast clock */
6239 pipe_config->port_clock = clock.dot / 5;
6240}
6241
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01006242static bool i9xx_get_pipe_config(struct intel_crtc *crtc,
6243 struct intel_crtc_config *pipe_config)
6244{
6245 struct drm_device *dev = crtc->base.dev;
6246 struct drm_i915_private *dev_priv = dev->dev_private;
6247 uint32_t tmp;
6248
Imre Deakb5482bd2014-03-05 16:20:55 +02006249 if (!intel_display_power_enabled(dev_priv,
6250 POWER_DOMAIN_PIPE(crtc->pipe)))
6251 return false;
6252
Daniel Vettere143a212013-07-04 12:01:15 +02006253 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
Daniel Vetterc0d43d62013-06-07 23:11:08 +02006254 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
Daniel Vettereccb1402013-05-22 00:50:22 +02006255
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01006256 tmp = I915_READ(PIPECONF(crtc->pipe));
6257 if (!(tmp & PIPECONF_ENABLE))
6258 return false;
6259
Ville Syrjälä42571ae2013-09-06 23:29:00 +03006260 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
6261 switch (tmp & PIPECONF_BPC_MASK) {
6262 case PIPECONF_6BPC:
6263 pipe_config->pipe_bpp = 18;
6264 break;
6265 case PIPECONF_8BPC:
6266 pipe_config->pipe_bpp = 24;
6267 break;
6268 case PIPECONF_10BPC:
6269 pipe_config->pipe_bpp = 30;
6270 break;
6271 default:
6272 break;
6273 }
6274 }
6275
Daniel Vetterb5a9fa02014-04-24 23:54:49 +02006276 if (IS_VALLEYVIEW(dev) && (tmp & PIPECONF_COLOR_RANGE_SELECT))
6277 pipe_config->limited_color_range = true;
6278
Ville Syrjälä282740f2013-09-04 18:30:03 +03006279 if (INTEL_INFO(dev)->gen < 4)
6280 pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE;
6281
Daniel Vetter1bd1bd82013-04-29 21:56:12 +02006282 intel_get_pipe_timings(crtc, pipe_config);
6283
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02006284 i9xx_get_pfit_config(crtc, pipe_config);
6285
Daniel Vetter6c49f242013-06-06 12:45:25 +02006286 if (INTEL_INFO(dev)->gen >= 4) {
6287 tmp = I915_READ(DPLL_MD(crtc->pipe));
6288 pipe_config->pixel_multiplier =
6289 ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK)
6290 >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1;
Daniel Vetter8bcc2792013-06-05 13:34:28 +02006291 pipe_config->dpll_hw_state.dpll_md = tmp;
Daniel Vetter6c49f242013-06-06 12:45:25 +02006292 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
6293 tmp = I915_READ(DPLL(crtc->pipe));
6294 pipe_config->pixel_multiplier =
6295 ((tmp & SDVO_MULTIPLIER_MASK)
6296 >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1;
6297 } else {
6298 /* Note that on i915G/GM the pixel multiplier is in the sdvo
6299 * port and will be fixed up in the encoder->get_config
6300 * function. */
6301 pipe_config->pixel_multiplier = 1;
6302 }
Daniel Vetter8bcc2792013-06-05 13:34:28 +02006303 pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe));
6304 if (!IS_VALLEYVIEW(dev)) {
6305 pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe));
6306 pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe));
Ville Syrjälä165e9012013-06-26 17:44:15 +03006307 } else {
6308 /* Mask out read-only status bits. */
6309 pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV |
6310 DPLL_PORTC_READY_MASK |
6311 DPLL_PORTB_READY_MASK);
Daniel Vetter8bcc2792013-06-05 13:34:28 +02006312 }
Daniel Vetter6c49f242013-06-06 12:45:25 +02006313
Ville Syrjälä70b23a92014-04-09 13:28:22 +03006314 if (IS_CHERRYVIEW(dev))
6315 chv_crtc_clock_get(crtc, pipe_config);
6316 else if (IS_VALLEYVIEW(dev))
Jesse Barnesacbec812013-09-20 11:29:32 -07006317 vlv_crtc_clock_get(crtc, pipe_config);
6318 else
6319 i9xx_crtc_clock_get(crtc, pipe_config);
Ville Syrjälä18442d02013-09-13 16:00:08 +03006320
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01006321 return true;
6322}
6323
Paulo Zanonidde86e22012-12-01 12:04:25 -02006324static void ironlake_init_pch_refclk(struct drm_device *dev)
Jesse Barnes13d83a62011-08-03 12:59:20 -07006325{
6326 struct drm_i915_private *dev_priv = dev->dev_private;
6327 struct drm_mode_config *mode_config = &dev->mode_config;
Jesse Barnes13d83a62011-08-03 12:59:20 -07006328 struct intel_encoder *encoder;
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006329 u32 val, final;
Jesse Barnes13d83a62011-08-03 12:59:20 -07006330 bool has_lvds = false;
Keith Packard199e5d72011-09-22 12:01:57 -07006331 bool has_cpu_edp = false;
Keith Packard199e5d72011-09-22 12:01:57 -07006332 bool has_panel = false;
Keith Packard99eb6a02011-09-26 14:29:12 -07006333 bool has_ck505 = false;
6334 bool can_ssc = false;
Jesse Barnes13d83a62011-08-03 12:59:20 -07006335
6336 /* We need to take the global config into account */
Keith Packard199e5d72011-09-22 12:01:57 -07006337 list_for_each_entry(encoder, &mode_config->encoder_list,
6338 base.head) {
6339 switch (encoder->type) {
6340 case INTEL_OUTPUT_LVDS:
6341 has_panel = true;
6342 has_lvds = true;
6343 break;
6344 case INTEL_OUTPUT_EDP:
6345 has_panel = true;
Imre Deak2de69052013-05-08 13:14:04 +03006346 if (enc_to_dig_port(&encoder->base)->port == PORT_A)
Keith Packard199e5d72011-09-22 12:01:57 -07006347 has_cpu_edp = true;
6348 break;
Jesse Barnes13d83a62011-08-03 12:59:20 -07006349 }
6350 }
6351
Keith Packard99eb6a02011-09-26 14:29:12 -07006352 if (HAS_PCH_IBX(dev)) {
Rodrigo Vivi41aa3442013-05-09 20:03:18 -03006353 has_ck505 = dev_priv->vbt.display_clock_mode;
Keith Packard99eb6a02011-09-26 14:29:12 -07006354 can_ssc = has_ck505;
6355 } else {
6356 has_ck505 = false;
6357 can_ssc = true;
6358 }
6359
Imre Deak2de69052013-05-08 13:14:04 +03006360 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n",
6361 has_panel, has_lvds, has_ck505);
Jesse Barnes13d83a62011-08-03 12:59:20 -07006362
6363 /* Ironlake: try to setup display ref clock before DPLL
6364 * enabling. This is only under driver's control after
6365 * PCH B stepping, previous chipset stepping should be
6366 * ignoring this setting.
6367 */
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006368 val = I915_READ(PCH_DREF_CONTROL);
Jesse Barnes13d83a62011-08-03 12:59:20 -07006369
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006370 /* As we must carefully and slowly disable/enable each source in turn,
6371 * compute the final state we want first and check if we need to
6372 * make any changes at all.
6373 */
6374 final = val;
6375 final &= ~DREF_NONSPREAD_SOURCE_MASK;
Keith Packard99eb6a02011-09-26 14:29:12 -07006376 if (has_ck505)
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006377 final |= DREF_NONSPREAD_CK505_ENABLE;
Keith Packard99eb6a02011-09-26 14:29:12 -07006378 else
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006379 final |= DREF_NONSPREAD_SOURCE_ENABLE;
6380
6381 final &= ~DREF_SSC_SOURCE_MASK;
6382 final &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
6383 final &= ~DREF_SSC1_ENABLE;
Jesse Barnes13d83a62011-08-03 12:59:20 -07006384
Keith Packard199e5d72011-09-22 12:01:57 -07006385 if (has_panel) {
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006386 final |= DREF_SSC_SOURCE_ENABLE;
6387
6388 if (intel_panel_use_ssc(dev_priv) && can_ssc)
6389 final |= DREF_SSC1_ENABLE;
6390
6391 if (has_cpu_edp) {
6392 if (intel_panel_use_ssc(dev_priv) && can_ssc)
6393 final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
6394 else
6395 final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
6396 } else
6397 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6398 } else {
6399 final |= DREF_SSC_SOURCE_DISABLE;
6400 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
6401 }
6402
6403 if (final == val)
6404 return;
6405
6406 /* Always enable nonspread source */
6407 val &= ~DREF_NONSPREAD_SOURCE_MASK;
6408
6409 if (has_ck505)
6410 val |= DREF_NONSPREAD_CK505_ENABLE;
6411 else
6412 val |= DREF_NONSPREAD_SOURCE_ENABLE;
6413
6414 if (has_panel) {
6415 val &= ~DREF_SSC_SOURCE_MASK;
6416 val |= DREF_SSC_SOURCE_ENABLE;
Jesse Barnes13d83a62011-08-03 12:59:20 -07006417
Keith Packard199e5d72011-09-22 12:01:57 -07006418 /* SSC must be turned on before enabling the CPU output */
Keith Packard99eb6a02011-09-26 14:29:12 -07006419 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
Keith Packard199e5d72011-09-22 12:01:57 -07006420 DRM_DEBUG_KMS("Using SSC on panel\n");
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006421 val |= DREF_SSC1_ENABLE;
Daniel Vettere77166b2012-03-30 22:14:05 +02006422 } else
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006423 val &= ~DREF_SSC1_ENABLE;
Keith Packard199e5d72011-09-22 12:01:57 -07006424
6425 /* Get SSC going before enabling the outputs */
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006426 I915_WRITE(PCH_DREF_CONTROL, val);
Keith Packard199e5d72011-09-22 12:01:57 -07006427 POSTING_READ(PCH_DREF_CONTROL);
6428 udelay(200);
6429
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006430 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
Jesse Barnes13d83a62011-08-03 12:59:20 -07006431
6432 /* Enable CPU source on CPU attached eDP */
Keith Packard199e5d72011-09-22 12:01:57 -07006433 if (has_cpu_edp) {
Keith Packard99eb6a02011-09-26 14:29:12 -07006434 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
Keith Packard199e5d72011-09-22 12:01:57 -07006435 DRM_DEBUG_KMS("Using SSC on eDP\n");
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006436 val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
Robin Schroereba905b2014-05-18 02:24:50 +02006437 } else
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006438 val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
Keith Packard199e5d72011-09-22 12:01:57 -07006439 } else
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006440 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
Keith Packard199e5d72011-09-22 12:01:57 -07006441
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006442 I915_WRITE(PCH_DREF_CONTROL, val);
Keith Packard199e5d72011-09-22 12:01:57 -07006443 POSTING_READ(PCH_DREF_CONTROL);
6444 udelay(200);
6445 } else {
6446 DRM_DEBUG_KMS("Disabling SSC entirely\n");
6447
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006448 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
Keith Packard199e5d72011-09-22 12:01:57 -07006449
6450 /* Turn off CPU output */
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006451 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
Keith Packard199e5d72011-09-22 12:01:57 -07006452
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006453 I915_WRITE(PCH_DREF_CONTROL, val);
Keith Packard199e5d72011-09-22 12:01:57 -07006454 POSTING_READ(PCH_DREF_CONTROL);
6455 udelay(200);
6456
6457 /* Turn off the SSC source */
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006458 val &= ~DREF_SSC_SOURCE_MASK;
6459 val |= DREF_SSC_SOURCE_DISABLE;
Keith Packard199e5d72011-09-22 12:01:57 -07006460
6461 /* Turn off SSC1 */
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006462 val &= ~DREF_SSC1_ENABLE;
Keith Packard199e5d72011-09-22 12:01:57 -07006463
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006464 I915_WRITE(PCH_DREF_CONTROL, val);
Jesse Barnes13d83a62011-08-03 12:59:20 -07006465 POSTING_READ(PCH_DREF_CONTROL);
6466 udelay(200);
6467 }
Chris Wilson74cfd7a2013-03-26 16:33:04 -07006468
6469 BUG_ON(val != final);
Jesse Barnes13d83a62011-08-03 12:59:20 -07006470}
6471
Paulo Zanonif31f2d52013-07-18 18:51:11 -03006472static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv)
Paulo Zanonidde86e22012-12-01 12:04:25 -02006473{
Paulo Zanonif31f2d52013-07-18 18:51:11 -03006474 uint32_t tmp;
Paulo Zanonidde86e22012-12-01 12:04:25 -02006475
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006476 tmp = I915_READ(SOUTH_CHICKEN2);
6477 tmp |= FDI_MPHY_IOSFSB_RESET_CTL;
6478 I915_WRITE(SOUTH_CHICKEN2, tmp);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006479
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006480 if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) &
6481 FDI_MPHY_IOSFSB_RESET_STATUS, 100))
6482 DRM_ERROR("FDI mPHY reset assert timeout\n");
Paulo Zanonidde86e22012-12-01 12:04:25 -02006483
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006484 tmp = I915_READ(SOUTH_CHICKEN2);
6485 tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL;
6486 I915_WRITE(SOUTH_CHICKEN2, tmp);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006487
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006488 if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) &
6489 FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100))
6490 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
Paulo Zanonif31f2d52013-07-18 18:51:11 -03006491}
6492
6493/* WaMPhyProgramming:hsw */
6494static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv)
6495{
6496 uint32_t tmp;
Paulo Zanonidde86e22012-12-01 12:04:25 -02006497
6498 tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY);
6499 tmp &= ~(0xFF << 24);
6500 tmp |= (0x12 << 24);
6501 intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY);
6502
Paulo Zanonidde86e22012-12-01 12:04:25 -02006503 tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY);
6504 tmp |= (1 << 11);
6505 intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY);
6506
6507 tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY);
6508 tmp |= (1 << 11);
6509 intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY);
6510
Paulo Zanonidde86e22012-12-01 12:04:25 -02006511 tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY);
6512 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
6513 intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY);
6514
6515 tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY);
6516 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
6517 intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY);
6518
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006519 tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY);
6520 tmp &= ~(7 << 13);
6521 tmp |= (5 << 13);
6522 intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006523
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006524 tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY);
6525 tmp &= ~(7 << 13);
6526 tmp |= (5 << 13);
6527 intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006528
6529 tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY);
6530 tmp &= ~0xFF;
6531 tmp |= 0x1C;
6532 intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY);
6533
6534 tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY);
6535 tmp &= ~0xFF;
6536 tmp |= 0x1C;
6537 intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY);
6538
6539 tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY);
6540 tmp &= ~(0xFF << 16);
6541 tmp |= (0x1C << 16);
6542 intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY);
6543
6544 tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY);
6545 tmp &= ~(0xFF << 16);
6546 tmp |= (0x1C << 16);
6547 intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY);
6548
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006549 tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY);
6550 tmp |= (1 << 27);
6551 intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006552
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006553 tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY);
6554 tmp |= (1 << 27);
6555 intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006556
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006557 tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY);
6558 tmp &= ~(0xF << 28);
6559 tmp |= (4 << 28);
6560 intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006561
Paulo Zanoni0ff066a2013-07-12 14:19:36 -03006562 tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY);
6563 tmp &= ~(0xF << 28);
6564 tmp |= (4 << 28);
6565 intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY);
Paulo Zanonif31f2d52013-07-18 18:51:11 -03006566}
6567
Paulo Zanoni2fa86a12013-07-23 11:19:24 -03006568/* Implements 3 different sequences from BSpec chapter "Display iCLK
6569 * Programming" based on the parameters passed:
6570 * - Sequence to enable CLKOUT_DP
6571 * - Sequence to enable CLKOUT_DP without spread
6572 * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O
6573 */
6574static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread,
6575 bool with_fdi)
Paulo Zanonif31f2d52013-07-18 18:51:11 -03006576{
6577 struct drm_i915_private *dev_priv = dev->dev_private;
Paulo Zanoni2fa86a12013-07-23 11:19:24 -03006578 uint32_t reg, tmp;
6579
6580 if (WARN(with_fdi && !with_spread, "FDI requires downspread\n"))
6581 with_spread = true;
6582 if (WARN(dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE &&
6583 with_fdi, "LP PCH doesn't have FDI\n"))
6584 with_fdi = false;
Paulo Zanonif31f2d52013-07-18 18:51:11 -03006585
6586 mutex_lock(&dev_priv->dpio_lock);
6587
6588 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
6589 tmp &= ~SBI_SSCCTL_DISABLE;
6590 tmp |= SBI_SSCCTL_PATHALT;
6591 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6592
6593 udelay(24);
6594
Paulo Zanoni2fa86a12013-07-23 11:19:24 -03006595 if (with_spread) {
6596 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
6597 tmp &= ~SBI_SSCCTL_PATHALT;
6598 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
Paulo Zanonif31f2d52013-07-18 18:51:11 -03006599
Paulo Zanoni2fa86a12013-07-23 11:19:24 -03006600 if (with_fdi) {
6601 lpt_reset_fdi_mphy(dev_priv);
6602 lpt_program_fdi_mphy(dev_priv);
6603 }
6604 }
Paulo Zanonidde86e22012-12-01 12:04:25 -02006605
Paulo Zanoni2fa86a12013-07-23 11:19:24 -03006606 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
6607 SBI_GEN0 : SBI_DBUFF0;
6608 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
6609 tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE;
6610 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
Daniel Vetterc00db242013-01-22 15:33:27 +01006611
6612 mutex_unlock(&dev_priv->dpio_lock);
Paulo Zanonidde86e22012-12-01 12:04:25 -02006613}
6614
Paulo Zanoni47701c32013-07-23 11:19:25 -03006615/* Sequence to disable CLKOUT_DP */
6616static void lpt_disable_clkout_dp(struct drm_device *dev)
6617{
6618 struct drm_i915_private *dev_priv = dev->dev_private;
6619 uint32_t reg, tmp;
6620
6621 mutex_lock(&dev_priv->dpio_lock);
6622
6623 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
6624 SBI_GEN0 : SBI_DBUFF0;
6625 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
6626 tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE;
6627 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
6628
6629 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
6630 if (!(tmp & SBI_SSCCTL_DISABLE)) {
6631 if (!(tmp & SBI_SSCCTL_PATHALT)) {
6632 tmp |= SBI_SSCCTL_PATHALT;
6633 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6634 udelay(32);
6635 }
6636 tmp |= SBI_SSCCTL_DISABLE;
6637 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
6638 }
6639
6640 mutex_unlock(&dev_priv->dpio_lock);
6641}
6642
Paulo Zanonibf8fa3d2013-07-12 14:19:38 -03006643static void lpt_init_pch_refclk(struct drm_device *dev)
6644{
6645 struct drm_mode_config *mode_config = &dev->mode_config;
6646 struct intel_encoder *encoder;
6647 bool has_vga = false;
6648
6649 list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
6650 switch (encoder->type) {
6651 case INTEL_OUTPUT_ANALOG:
6652 has_vga = true;
6653 break;
6654 }
6655 }
6656
Paulo Zanoni47701c32013-07-23 11:19:25 -03006657 if (has_vga)
6658 lpt_enable_clkout_dp(dev, true, true);
6659 else
6660 lpt_disable_clkout_dp(dev);
Paulo Zanonibf8fa3d2013-07-12 14:19:38 -03006661}
6662
Paulo Zanonidde86e22012-12-01 12:04:25 -02006663/*
6664 * Initialize reference clocks when the driver loads
6665 */
6666void intel_init_pch_refclk(struct drm_device *dev)
6667{
6668 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
6669 ironlake_init_pch_refclk(dev);
6670 else if (HAS_PCH_LPT(dev))
6671 lpt_init_pch_refclk(dev);
6672}
6673
Jesse Barnesd9d444c2011-09-02 13:03:05 -07006674static int ironlake_get_refclk(struct drm_crtc *crtc)
6675{
6676 struct drm_device *dev = crtc->dev;
6677 struct drm_i915_private *dev_priv = dev->dev_private;
6678 struct intel_encoder *encoder;
Jesse Barnesd9d444c2011-09-02 13:03:05 -07006679 int num_connectors = 0;
6680 bool is_lvds = false;
6681
Daniel Vetter6c2b7c122012-07-05 09:50:24 +02006682 for_each_encoder_on_crtc(dev, crtc, encoder) {
Jesse Barnesd9d444c2011-09-02 13:03:05 -07006683 switch (encoder->type) {
6684 case INTEL_OUTPUT_LVDS:
6685 is_lvds = true;
6686 break;
Jesse Barnesd9d444c2011-09-02 13:03:05 -07006687 }
6688 num_connectors++;
6689 }
6690
6691 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
Ville Syrjäläe91e9412013-12-09 18:54:16 +02006692 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n",
Rodrigo Vivi41aa3442013-05-09 20:03:18 -03006693 dev_priv->vbt.lvds_ssc_freq);
Ville Syrjäläe91e9412013-12-09 18:54:16 +02006694 return dev_priv->vbt.lvds_ssc_freq;
Jesse Barnesd9d444c2011-09-02 13:03:05 -07006695 }
6696
6697 return 120000;
6698}
6699
Daniel Vetter6ff93602013-04-19 11:24:36 +02006700static void ironlake_set_pipeconf(struct drm_crtc *crtc)
Paulo Zanonic8203562012-09-12 10:06:29 -03006701{
6702 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
6703 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6704 int pipe = intel_crtc->pipe;
6705 uint32_t val;
6706
Daniel Vetter78114072013-06-13 00:54:57 +02006707 val = 0;
Paulo Zanonic8203562012-09-12 10:06:29 -03006708
Daniel Vetter965e0c42013-03-27 00:44:57 +01006709 switch (intel_crtc->config.pipe_bpp) {
Paulo Zanonic8203562012-09-12 10:06:29 -03006710 case 18:
Daniel Vetterdfd07d72012-12-17 11:21:38 +01006711 val |= PIPECONF_6BPC;
Paulo Zanonic8203562012-09-12 10:06:29 -03006712 break;
6713 case 24:
Daniel Vetterdfd07d72012-12-17 11:21:38 +01006714 val |= PIPECONF_8BPC;
Paulo Zanonic8203562012-09-12 10:06:29 -03006715 break;
6716 case 30:
Daniel Vetterdfd07d72012-12-17 11:21:38 +01006717 val |= PIPECONF_10BPC;
Paulo Zanonic8203562012-09-12 10:06:29 -03006718 break;
6719 case 36:
Daniel Vetterdfd07d72012-12-17 11:21:38 +01006720 val |= PIPECONF_12BPC;
Paulo Zanonic8203562012-09-12 10:06:29 -03006721 break;
6722 default:
Paulo Zanonicc769b62012-09-20 18:36:03 -03006723 /* Case prevented by intel_choose_pipe_bpp_dither. */
6724 BUG();
Paulo Zanonic8203562012-09-12 10:06:29 -03006725 }
6726
Daniel Vetterd8b32242013-04-25 17:54:44 +02006727 if (intel_crtc->config.dither)
Paulo Zanonic8203562012-09-12 10:06:29 -03006728 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
6729
Daniel Vetter6ff93602013-04-19 11:24:36 +02006730 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
Paulo Zanonic8203562012-09-12 10:06:29 -03006731 val |= PIPECONF_INTERLACED_ILK;
6732 else
6733 val |= PIPECONF_PROGRESSIVE;
6734
Daniel Vetter50f3b012013-03-27 00:44:56 +01006735 if (intel_crtc->config.limited_color_range)
Ville Syrjälä3685a8f2013-01-17 16:31:28 +02006736 val |= PIPECONF_COLOR_RANGE_SELECT;
Ville Syrjälä3685a8f2013-01-17 16:31:28 +02006737
Paulo Zanonic8203562012-09-12 10:06:29 -03006738 I915_WRITE(PIPECONF(pipe), val);
6739 POSTING_READ(PIPECONF(pipe));
6740}
6741
Ville Syrjälä86d3efc2013-01-18 19:11:38 +02006742/*
6743 * Set up the pipe CSC unit.
6744 *
6745 * Currently only full range RGB to limited range RGB conversion
6746 * is supported, but eventually this should handle various
6747 * RGB<->YCbCr scenarios as well.
6748 */
Daniel Vetter50f3b012013-03-27 00:44:56 +01006749static void intel_set_pipe_csc(struct drm_crtc *crtc)
Ville Syrjälä86d3efc2013-01-18 19:11:38 +02006750{
6751 struct drm_device *dev = crtc->dev;
6752 struct drm_i915_private *dev_priv = dev->dev_private;
6753 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6754 int pipe = intel_crtc->pipe;
6755 uint16_t coeff = 0x7800; /* 1.0 */
6756
6757 /*
6758 * TODO: Check what kind of values actually come out of the pipe
6759 * with these coeff/postoff values and adjust to get the best
6760 * accuracy. Perhaps we even need to take the bpc value into
6761 * consideration.
6762 */
6763
Daniel Vetter50f3b012013-03-27 00:44:56 +01006764 if (intel_crtc->config.limited_color_range)
Ville Syrjälä86d3efc2013-01-18 19:11:38 +02006765 coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */
6766
6767 /*
6768 * GY/GU and RY/RU should be the other way around according
6769 * to BSpec, but reality doesn't agree. Just set them up in
6770 * a way that results in the correct picture.
6771 */
6772 I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16);
6773 I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0);
6774
6775 I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff);
6776 I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0);
6777
6778 I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0);
6779 I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16);
6780
6781 I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0);
6782 I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0);
6783 I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0);
6784
6785 if (INTEL_INFO(dev)->gen > 6) {
6786 uint16_t postoff = 0;
6787
Daniel Vetter50f3b012013-03-27 00:44:56 +01006788 if (intel_crtc->config.limited_color_range)
Ville Syrjälä32cf0cb2013-11-28 22:10:38 +02006789 postoff = (16 * (1 << 12) / 255) & 0x1fff;
Ville Syrjälä86d3efc2013-01-18 19:11:38 +02006790
6791 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff);
6792 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff);
6793 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff);
6794
6795 I915_WRITE(PIPE_CSC_MODE(pipe), 0);
6796 } else {
6797 uint32_t mode = CSC_MODE_YUV_TO_RGB;
6798
Daniel Vetter50f3b012013-03-27 00:44:56 +01006799 if (intel_crtc->config.limited_color_range)
Ville Syrjälä86d3efc2013-01-18 19:11:38 +02006800 mode |= CSC_BLACK_SCREEN_OFFSET;
6801
6802 I915_WRITE(PIPE_CSC_MODE(pipe), mode);
6803 }
6804}
6805
Daniel Vetter6ff93602013-04-19 11:24:36 +02006806static void haswell_set_pipeconf(struct drm_crtc *crtc)
Paulo Zanoniee2b0b32012-10-05 12:05:57 -03006807{
Paulo Zanoni756f85c2013-11-02 21:07:38 -07006808 struct drm_device *dev = crtc->dev;
6809 struct drm_i915_private *dev_priv = dev->dev_private;
Paulo Zanoniee2b0b32012-10-05 12:05:57 -03006810 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Paulo Zanoni756f85c2013-11-02 21:07:38 -07006811 enum pipe pipe = intel_crtc->pipe;
Daniel Vetter3b117c82013-04-17 20:15:07 +02006812 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
Paulo Zanoniee2b0b32012-10-05 12:05:57 -03006813 uint32_t val;
6814
Daniel Vetter3eff4fa2013-06-13 00:54:59 +02006815 val = 0;
Paulo Zanoniee2b0b32012-10-05 12:05:57 -03006816
Paulo Zanoni756f85c2013-11-02 21:07:38 -07006817 if (IS_HASWELL(dev) && intel_crtc->config.dither)
Paulo Zanoniee2b0b32012-10-05 12:05:57 -03006818 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
6819
Daniel Vetter6ff93602013-04-19 11:24:36 +02006820 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
Paulo Zanoniee2b0b32012-10-05 12:05:57 -03006821 val |= PIPECONF_INTERLACED_ILK;
6822 else
6823 val |= PIPECONF_PROGRESSIVE;
6824
Paulo Zanoni702e7a52012-10-23 18:29:59 -02006825 I915_WRITE(PIPECONF(cpu_transcoder), val);
6826 POSTING_READ(PIPECONF(cpu_transcoder));
Daniel Vetter3eff4fa2013-06-13 00:54:59 +02006827
6828 I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT);
6829 POSTING_READ(GAMMA_MODE(intel_crtc->pipe));
Paulo Zanoni756f85c2013-11-02 21:07:38 -07006830
6831 if (IS_BROADWELL(dev)) {
6832 val = 0;
6833
6834 switch (intel_crtc->config.pipe_bpp) {
6835 case 18:
6836 val |= PIPEMISC_DITHER_6_BPC;
6837 break;
6838 case 24:
6839 val |= PIPEMISC_DITHER_8_BPC;
6840 break;
6841 case 30:
6842 val |= PIPEMISC_DITHER_10_BPC;
6843 break;
6844 case 36:
6845 val |= PIPEMISC_DITHER_12_BPC;
6846 break;
6847 default:
6848 /* Case prevented by pipe_config_set_bpp. */
6849 BUG();
6850 }
6851
6852 if (intel_crtc->config.dither)
6853 val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP;
6854
6855 I915_WRITE(PIPEMISC(pipe), val);
6856 }
Paulo Zanoniee2b0b32012-10-05 12:05:57 -03006857}
6858
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03006859static bool ironlake_compute_clocks(struct drm_crtc *crtc,
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03006860 intel_clock_t *clock,
6861 bool *has_reduced_clock,
6862 intel_clock_t *reduced_clock)
6863{
6864 struct drm_device *dev = crtc->dev;
6865 struct drm_i915_private *dev_priv = dev->dev_private;
6866 struct intel_encoder *intel_encoder;
6867 int refclk;
6868 const intel_limit_t *limit;
Daniel Vettera16af7212013-04-30 14:01:44 +02006869 bool ret, is_lvds = false;
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03006870
6871 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
6872 switch (intel_encoder->type) {
6873 case INTEL_OUTPUT_LVDS:
6874 is_lvds = true;
6875 break;
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03006876 }
6877 }
6878
6879 refclk = ironlake_get_refclk(crtc);
6880
6881 /*
6882 * Returns a set of divisors for the desired target clock with the given
6883 * refclk, or FALSE. The returned values represent the clock equation:
6884 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
6885 */
6886 limit = intel_limit(crtc, refclk);
Daniel Vetterff9a6752013-06-01 17:16:21 +02006887 ret = dev_priv->display.find_dpll(limit, crtc,
6888 to_intel_crtc(crtc)->config.port_clock,
Daniel Vetteree9300b2013-06-03 22:40:22 +02006889 refclk, NULL, clock);
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03006890 if (!ret)
6891 return false;
6892
6893 if (is_lvds && dev_priv->lvds_downclock_avail) {
6894 /*
6895 * Ensure we match the reduced clock's P to the target clock.
6896 * If the clocks don't match, we can't switch the display clock
6897 * by using the FP0/FP1. In such case we will disable the LVDS
6898 * downclock feature.
6899 */
Daniel Vetteree9300b2013-06-03 22:40:22 +02006900 *has_reduced_clock =
6901 dev_priv->display.find_dpll(limit, crtc,
6902 dev_priv->lvds_downclock,
6903 refclk, clock,
6904 reduced_clock);
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03006905 }
6906
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03006907 return true;
6908}
6909
Paulo Zanonid4b19312012-11-29 11:29:32 -02006910int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp)
6911{
6912 /*
6913 * Account for spread spectrum to avoid
6914 * oversubscribing the link. Max center spread
6915 * is 2.5%; use 5% for safety's sake.
6916 */
6917 u32 bps = target_clock * bpp * 21 / 20;
Ville Syrjälä619d4d02014-02-27 14:23:14 +02006918 return DIV_ROUND_UP(bps, link_bw * 8);
Paulo Zanonid4b19312012-11-29 11:29:32 -02006919}
6920
Daniel Vetter7429e9d2013-04-20 17:19:46 +02006921static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor)
Daniel Vetter6cf86a52013-04-02 23:38:10 +02006922{
Daniel Vetter7429e9d2013-04-20 17:19:46 +02006923 return i9xx_dpll_compute_m(dpll) < factor * dpll->n;
Paulo Zanonif48d8f22012-09-20 18:36:04 -03006924}
6925
Paulo Zanonide13a2e2012-09-20 18:36:05 -03006926static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,
Daniel Vetter7429e9d2013-04-20 17:19:46 +02006927 u32 *fp,
Daniel Vetter9a7c7892013-04-04 22:20:34 +02006928 intel_clock_t *reduced_clock, u32 *fp2)
Paulo Zanonide13a2e2012-09-20 18:36:05 -03006929{
6930 struct drm_crtc *crtc = &intel_crtc->base;
6931 struct drm_device *dev = crtc->dev;
6932 struct drm_i915_private *dev_priv = dev->dev_private;
6933 struct intel_encoder *intel_encoder;
6934 uint32_t dpll;
Daniel Vetter6cc5f342013-03-27 00:44:53 +01006935 int factor, num_connectors = 0;
Daniel Vetter09ede542013-04-30 14:01:45 +02006936 bool is_lvds = false, is_sdvo = false;
Paulo Zanonide13a2e2012-09-20 18:36:05 -03006937
6938 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
6939 switch (intel_encoder->type) {
6940 case INTEL_OUTPUT_LVDS:
6941 is_lvds = true;
6942 break;
6943 case INTEL_OUTPUT_SDVO:
6944 case INTEL_OUTPUT_HDMI:
6945 is_sdvo = true;
Paulo Zanonide13a2e2012-09-20 18:36:05 -03006946 break;
Paulo Zanonide13a2e2012-09-20 18:36:05 -03006947 }
6948
6949 num_connectors++;
6950 }
Jesse Barnes79e53942008-11-07 14:24:08 -08006951
Chris Wilsonc1858122010-12-03 21:35:48 +00006952 /* Enable autotuning of the PLL clock (if permissible) */
Eric Anholt8febb292011-03-30 13:01:07 -07006953 factor = 21;
6954 if (is_lvds) {
6955 if ((intel_panel_use_ssc(dev_priv) &&
Ville Syrjäläe91e9412013-12-09 18:54:16 +02006956 dev_priv->vbt.lvds_ssc_freq == 100000) ||
Daniel Vetterf0b44052013-04-04 22:20:33 +02006957 (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev)))
Eric Anholt8febb292011-03-30 13:01:07 -07006958 factor = 25;
Daniel Vetter09ede542013-04-30 14:01:45 +02006959 } else if (intel_crtc->config.sdvo_tv_clock)
Eric Anholt8febb292011-03-30 13:01:07 -07006960 factor = 20;
Chris Wilsonc1858122010-12-03 21:35:48 +00006961
Daniel Vetter7429e9d2013-04-20 17:19:46 +02006962 if (ironlake_needs_fb_cb_tune(&intel_crtc->config.dpll, factor))
Daniel Vetter7d0ac5b2013-04-04 22:20:32 +02006963 *fp |= FP_CB_TUNE;
Chris Wilsonc1858122010-12-03 21:35:48 +00006964
Daniel Vetter9a7c7892013-04-04 22:20:34 +02006965 if (fp2 && (reduced_clock->m < factor * reduced_clock->n))
6966 *fp2 |= FP_CB_TUNE;
6967
Chris Wilson5eddb702010-09-11 13:48:45 +01006968 dpll = 0;
Zhenyu Wang2c072452009-06-05 15:38:42 +08006969
Eric Anholta07d6782011-03-30 13:01:08 -07006970 if (is_lvds)
6971 dpll |= DPLLB_MODE_LVDS;
6972 else
6973 dpll |= DPLLB_MODE_DAC_SERIAL;
Daniel Vetter198a037f2013-04-19 11:14:37 +02006974
Daniel Vetteref1b4602013-06-01 17:17:04 +02006975 dpll |= (intel_crtc->config.pixel_multiplier - 1)
6976 << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
Daniel Vetter198a037f2013-04-19 11:14:37 +02006977
6978 if (is_sdvo)
Daniel Vetter4a33e482013-07-06 12:52:05 +02006979 dpll |= DPLL_SDVO_HIGH_SPEED;
Daniel Vetter9566e9a2013-04-19 11:14:36 +02006980 if (intel_crtc->config.has_dp_encoder)
Daniel Vetter4a33e482013-07-06 12:52:05 +02006981 dpll |= DPLL_SDVO_HIGH_SPEED;
Jesse Barnes79e53942008-11-07 14:24:08 -08006982
Eric Anholta07d6782011-03-30 13:01:08 -07006983 /* compute bitmask from p1 value */
Daniel Vetter7429e9d2013-04-20 17:19:46 +02006984 dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
Eric Anholta07d6782011-03-30 13:01:08 -07006985 /* also FPA1 */
Daniel Vetter7429e9d2013-04-20 17:19:46 +02006986 dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
Eric Anholta07d6782011-03-30 13:01:08 -07006987
Daniel Vetter7429e9d2013-04-20 17:19:46 +02006988 switch (intel_crtc->config.dpll.p2) {
Eric Anholta07d6782011-03-30 13:01:08 -07006989 case 5:
6990 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
6991 break;
6992 case 7:
6993 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
6994 break;
6995 case 10:
6996 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
6997 break;
6998 case 14:
6999 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
7000 break;
Jesse Barnes79e53942008-11-07 14:24:08 -08007001 }
7002
Daniel Vetterb4c09f32013-04-30 14:01:42 +02007003 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
Kristian Høgsberg43565a02009-02-13 20:56:52 -05007004 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
Jesse Barnes79e53942008-11-07 14:24:08 -08007005 else
7006 dpll |= PLL_REF_INPUT_DREFCLK;
7007
Daniel Vetter959e16d2013-06-05 13:34:21 +02007008 return dpll | DPLL_VCO_ENABLE;
Paulo Zanonide13a2e2012-09-20 18:36:05 -03007009}
7010
Jesse Barnes79e53942008-11-07 14:24:08 -08007011static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
Jesse Barnes79e53942008-11-07 14:24:08 -08007012 int x, int y,
Daniel Vetter94352cf2012-07-05 22:51:56 +02007013 struct drm_framebuffer *fb)
Jesse Barnes79e53942008-11-07 14:24:08 -08007014{
7015 struct drm_device *dev = crtc->dev;
Jesse Barnes79e53942008-11-07 14:24:08 -08007016 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03007017 int num_connectors = 0;
Jesse Barnes79e53942008-11-07 14:24:08 -08007018 intel_clock_t clock, reduced_clock;
Daniel Vettercbbab5b2013-04-19 11:14:31 +02007019 u32 dpll = 0, fp = 0, fp2 = 0;
Paulo Zanonie2f12b02012-09-20 18:36:06 -03007020 bool ok, has_reduced_clock = false;
Daniel Vetter8b470472013-03-28 10:41:59 +01007021 bool is_lvds = false;
Paulo Zanonif48d8f22012-09-20 18:36:04 -03007022 struct intel_encoder *encoder;
Daniel Vettere2b78262013-06-07 23:10:03 +02007023 struct intel_shared_dpll *pll;
Jesse Barnes79e53942008-11-07 14:24:08 -08007024
7025 for_each_encoder_on_crtc(dev, crtc, encoder) {
7026 switch (encoder->type) {
7027 case INTEL_OUTPUT_LVDS:
7028 is_lvds = true;
7029 break;
Jesse Barnes79e53942008-11-07 14:24:08 -08007030 }
7031
7032 num_connectors++;
7033 }
7034
Paulo Zanoni5dc52982012-10-05 12:05:56 -03007035 WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
7036 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
7037
Daniel Vetterff9a6752013-06-01 17:16:21 +02007038 ok = ironlake_compute_clocks(crtc, &clock,
Paulo Zanoni6591c6e2012-09-12 10:06:34 -03007039 &has_reduced_clock, &reduced_clock);
Daniel Vetteree9300b2013-06-03 22:40:22 +02007040 if (!ok && !intel_crtc->config.clock_set) {
Jesse Barnes79e53942008-11-07 14:24:08 -08007041 DRM_ERROR("Couldn't find PLL settings for mode!\n");
7042 return -EINVAL;
7043 }
Daniel Vetterf47709a2013-03-28 10:42:02 +01007044 /* Compat-code for transition, will disappear. */
7045 if (!intel_crtc->config.clock_set) {
7046 intel_crtc->config.dpll.n = clock.n;
7047 intel_crtc->config.dpll.m1 = clock.m1;
7048 intel_crtc->config.dpll.m2 = clock.m2;
7049 intel_crtc->config.dpll.p1 = clock.p1;
7050 intel_crtc->config.dpll.p2 = clock.p2;
7051 }
Jesse Barnes79e53942008-11-07 14:24:08 -08007052
Paulo Zanoni5dc52982012-10-05 12:05:56 -03007053 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
Daniel Vetter8b470472013-03-28 10:41:59 +01007054 if (intel_crtc->config.has_pch_encoder) {
Daniel Vetter7429e9d2013-04-20 17:19:46 +02007055 fp = i9xx_dpll_compute_fp(&intel_crtc->config.dpll);
Daniel Vettercbbab5b2013-04-19 11:14:31 +02007056 if (has_reduced_clock)
Daniel Vetter7429e9d2013-04-20 17:19:46 +02007057 fp2 = i9xx_dpll_compute_fp(&reduced_clock);
Daniel Vettercbbab5b2013-04-19 11:14:31 +02007058
Daniel Vetter7429e9d2013-04-20 17:19:46 +02007059 dpll = ironlake_compute_dpll(intel_crtc,
Daniel Vettercbbab5b2013-04-19 11:14:31 +02007060 &fp, &reduced_clock,
7061 has_reduced_clock ? &fp2 : NULL);
7062
Daniel Vetter959e16d2013-06-05 13:34:21 +02007063 intel_crtc->config.dpll_hw_state.dpll = dpll;
Daniel Vetter66e985c2013-06-05 13:34:20 +02007064 intel_crtc->config.dpll_hw_state.fp0 = fp;
7065 if (has_reduced_clock)
7066 intel_crtc->config.dpll_hw_state.fp1 = fp2;
7067 else
7068 intel_crtc->config.dpll_hw_state.fp1 = fp;
7069
Daniel Vetterb89a1d32013-06-05 13:34:24 +02007070 pll = intel_get_shared_dpll(intel_crtc);
Jesse Barnesee7b9f92012-04-20 17:11:53 +01007071 if (pll == NULL) {
Ville Syrjälä84f44ce2013-04-17 17:48:49 +03007072 DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n",
Daniel Vetter29407aa2014-04-24 23:55:08 +02007073 pipe_name(intel_crtc->pipe));
Jesse Barnes4b645f12011-10-12 09:51:31 -07007074 return -EINVAL;
7075 }
Jesse Barnesee7b9f92012-04-20 17:11:53 +01007076 } else
Daniel Vettere72f9fb2013-06-05 13:34:06 +02007077 intel_put_shared_dpll(intel_crtc);
Jesse Barnes79e53942008-11-07 14:24:08 -08007078
Jani Nikulad330a952014-01-21 11:24:25 +02007079 if (is_lvds && has_reduced_clock && i915.powersave)
Daniel Vetterbcd644e2013-06-05 13:34:22 +02007080 intel_crtc->lowfreq_avail = true;
7081 else
7082 intel_crtc->lowfreq_avail = false;
Daniel Vettere2b78262013-06-07 23:10:03 +02007083
Daniel Vetterc8f7a0d2014-04-24 23:55:04 +02007084 return 0;
Jesse Barnes79e53942008-11-07 14:24:08 -08007085}
7086
Ville Syrjäläeb14cb72013-09-10 17:02:54 +03007087static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc,
7088 struct intel_link_m_n *m_n)
Daniel Vetter72419202013-04-04 13:28:53 +02007089{
7090 struct drm_device *dev = crtc->base.dev;
7091 struct drm_i915_private *dev_priv = dev->dev_private;
Ville Syrjäläeb14cb72013-09-10 17:02:54 +03007092 enum pipe pipe = crtc->pipe;
Daniel Vetter72419202013-04-04 13:28:53 +02007093
Ville Syrjäläeb14cb72013-09-10 17:02:54 +03007094 m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe));
7095 m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe));
7096 m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe))
7097 & ~TU_SIZE_MASK;
7098 m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe));
7099 m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe))
7100 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7101}
7102
7103static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc,
7104 enum transcoder transcoder,
7105 struct intel_link_m_n *m_n)
7106{
7107 struct drm_device *dev = crtc->base.dev;
7108 struct drm_i915_private *dev_priv = dev->dev_private;
7109 enum pipe pipe = crtc->pipe;
7110
7111 if (INTEL_INFO(dev)->gen >= 5) {
7112 m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder));
7113 m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder));
7114 m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder))
7115 & ~TU_SIZE_MASK;
7116 m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder));
7117 m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder))
7118 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7119 } else {
7120 m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe));
7121 m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe));
7122 m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe))
7123 & ~TU_SIZE_MASK;
7124 m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe));
7125 m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe))
7126 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
7127 }
7128}
7129
7130void intel_dp_get_m_n(struct intel_crtc *crtc,
7131 struct intel_crtc_config *pipe_config)
7132{
7133 if (crtc->config.has_pch_encoder)
7134 intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n);
7135 else
7136 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
7137 &pipe_config->dp_m_n);
7138}
7139
Daniel Vetter72419202013-04-04 13:28:53 +02007140static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc,
7141 struct intel_crtc_config *pipe_config)
7142{
Ville Syrjäläeb14cb72013-09-10 17:02:54 +03007143 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
7144 &pipe_config->fdi_m_n);
Daniel Vetter72419202013-04-04 13:28:53 +02007145}
7146
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02007147static void ironlake_get_pfit_config(struct intel_crtc *crtc,
7148 struct intel_crtc_config *pipe_config)
7149{
7150 struct drm_device *dev = crtc->base.dev;
7151 struct drm_i915_private *dev_priv = dev->dev_private;
7152 uint32_t tmp;
7153
7154 tmp = I915_READ(PF_CTL(crtc->pipe));
7155
7156 if (tmp & PF_ENABLE) {
Chris Wilsonfd4daa92013-08-27 17:04:17 +01007157 pipe_config->pch_pfit.enabled = true;
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02007158 pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe));
7159 pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe));
Daniel Vettercb8b2a32013-06-01 17:16:23 +02007160
7161 /* We currently do not free assignements of panel fitters on
7162 * ivb/hsw (since we don't use the higher upscaling modes which
7163 * differentiates them) so just WARN about this case for now. */
7164 if (IS_GEN7(dev)) {
7165 WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) !=
7166 PF_PIPE_SEL_IVB(crtc->pipe));
7167 }
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02007168 }
Jesse Barnes79e53942008-11-07 14:24:08 -08007169}
7170
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007171static void ironlake_get_plane_config(struct intel_crtc *crtc,
7172 struct intel_plane_config *plane_config)
7173{
7174 struct drm_device *dev = crtc->base.dev;
7175 struct drm_i915_private *dev_priv = dev->dev_private;
7176 u32 val, base, offset;
7177 int pipe = crtc->pipe, plane = crtc->plane;
7178 int fourcc, pixel_format;
7179 int aligned_height;
7180
Dave Airlie66e514c2014-04-03 07:51:54 +10007181 crtc->base.primary->fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL);
7182 if (!crtc->base.primary->fb) {
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007183 DRM_DEBUG_KMS("failed to alloc fb\n");
7184 return;
7185 }
7186
7187 val = I915_READ(DSPCNTR(plane));
7188
7189 if (INTEL_INFO(dev)->gen >= 4)
7190 if (val & DISPPLANE_TILED)
7191 plane_config->tiled = true;
7192
7193 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
7194 fourcc = intel_format_to_fourcc(pixel_format);
Dave Airlie66e514c2014-04-03 07:51:54 +10007195 crtc->base.primary->fb->pixel_format = fourcc;
7196 crtc->base.primary->fb->bits_per_pixel =
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007197 drm_format_plane_cpp(fourcc, 0) * 8;
7198
7199 base = I915_READ(DSPSURF(plane)) & 0xfffff000;
7200 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
7201 offset = I915_READ(DSPOFFSET(plane));
7202 } else {
7203 if (plane_config->tiled)
7204 offset = I915_READ(DSPTILEOFF(plane));
7205 else
7206 offset = I915_READ(DSPLINOFF(plane));
7207 }
7208 plane_config->base = base;
7209
7210 val = I915_READ(PIPESRC(pipe));
Dave Airlie66e514c2014-04-03 07:51:54 +10007211 crtc->base.primary->fb->width = ((val >> 16) & 0xfff) + 1;
7212 crtc->base.primary->fb->height = ((val >> 0) & 0xfff) + 1;
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007213
7214 val = I915_READ(DSPSTRIDE(pipe));
Dave Airlie66e514c2014-04-03 07:51:54 +10007215 crtc->base.primary->fb->pitches[0] = val & 0xffffff80;
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007216
Dave Airlie66e514c2014-04-03 07:51:54 +10007217 aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007218 plane_config->tiled);
7219
Fabian Frederick1267a262014-07-01 20:39:41 +02007220 plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
7221 aligned_height);
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007222
7223 DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
Dave Airlie66e514c2014-04-03 07:51:54 +10007224 pipe, plane, crtc->base.primary->fb->width,
7225 crtc->base.primary->fb->height,
7226 crtc->base.primary->fb->bits_per_pixel, base,
7227 crtc->base.primary->fb->pitches[0],
Jesse Barnes4c6baa52014-03-07 08:57:50 -08007228 plane_config->size);
7229}
7230
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01007231static bool ironlake_get_pipe_config(struct intel_crtc *crtc,
7232 struct intel_crtc_config *pipe_config)
7233{
7234 struct drm_device *dev = crtc->base.dev;
7235 struct drm_i915_private *dev_priv = dev->dev_private;
7236 uint32_t tmp;
7237
Paulo Zanoni930e8c92014-07-04 13:38:34 -03007238 if (!intel_display_power_enabled(dev_priv,
7239 POWER_DOMAIN_PIPE(crtc->pipe)))
7240 return false;
7241
Daniel Vettere143a212013-07-04 12:01:15 +02007242 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
Daniel Vetterc0d43d62013-06-07 23:11:08 +02007243 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
Daniel Vettereccb1402013-05-22 00:50:22 +02007244
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01007245 tmp = I915_READ(PIPECONF(crtc->pipe));
7246 if (!(tmp & PIPECONF_ENABLE))
7247 return false;
7248
Ville Syrjälä42571ae2013-09-06 23:29:00 +03007249 switch (tmp & PIPECONF_BPC_MASK) {
7250 case PIPECONF_6BPC:
7251 pipe_config->pipe_bpp = 18;
7252 break;
7253 case PIPECONF_8BPC:
7254 pipe_config->pipe_bpp = 24;
7255 break;
7256 case PIPECONF_10BPC:
7257 pipe_config->pipe_bpp = 30;
7258 break;
7259 case PIPECONF_12BPC:
7260 pipe_config->pipe_bpp = 36;
7261 break;
7262 default:
7263 break;
7264 }
7265
Daniel Vetterb5a9fa02014-04-24 23:54:49 +02007266 if (tmp & PIPECONF_COLOR_RANGE_SELECT)
7267 pipe_config->limited_color_range = true;
7268
Daniel Vetterab9412b2013-05-03 11:49:46 +02007269 if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) {
Daniel Vetter66e985c2013-06-05 13:34:20 +02007270 struct intel_shared_dpll *pll;
7271
Daniel Vetter88adfff2013-03-28 10:42:01 +01007272 pipe_config->has_pch_encoder = true;
7273
Daniel Vetter627eb5a2013-04-29 19:33:42 +02007274 tmp = I915_READ(FDI_RX_CTL(crtc->pipe));
7275 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
7276 FDI_DP_PORT_WIDTH_SHIFT) + 1;
Daniel Vetter72419202013-04-04 13:28:53 +02007277
7278 ironlake_get_fdi_m_n_config(crtc, pipe_config);
Daniel Vetter6c49f242013-06-06 12:45:25 +02007279
Daniel Vetterc0d43d62013-06-07 23:11:08 +02007280 if (HAS_PCH_IBX(dev_priv->dev)) {
Daniel Vetterd94ab062013-07-04 12:01:16 +02007281 pipe_config->shared_dpll =
7282 (enum intel_dpll_id) crtc->pipe;
Daniel Vetterc0d43d62013-06-07 23:11:08 +02007283 } else {
7284 tmp = I915_READ(PCH_DPLL_SEL);
7285 if (tmp & TRANS_DPLLB_SEL(crtc->pipe))
7286 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B;
7287 else
7288 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A;
7289 }
Daniel Vetter66e985c2013-06-05 13:34:20 +02007290
7291 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
7292
7293 WARN_ON(!pll->get_hw_state(dev_priv, pll,
7294 &pipe_config->dpll_hw_state));
Daniel Vetterc93f54c2013-06-27 19:47:19 +02007295
7296 tmp = pipe_config->dpll_hw_state.dpll;
7297 pipe_config->pixel_multiplier =
7298 ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK)
7299 >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1;
Ville Syrjälä18442d02013-09-13 16:00:08 +03007300
7301 ironlake_pch_clock_get(crtc, pipe_config);
Daniel Vetter6c49f242013-06-06 12:45:25 +02007302 } else {
7303 pipe_config->pixel_multiplier = 1;
Daniel Vetter627eb5a2013-04-29 19:33:42 +02007304 }
7305
Daniel Vetter1bd1bd82013-04-29 21:56:12 +02007306 intel_get_pipe_timings(crtc, pipe_config);
7307
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02007308 ironlake_get_pfit_config(crtc, pipe_config);
7309
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01007310 return true;
7311}
7312
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007313static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv)
7314{
7315 struct drm_device *dev = dev_priv->dev;
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007316 struct intel_crtc *crtc;
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007317
Damien Lespiaud3fcc802014-05-13 23:32:22 +01007318 for_each_intel_crtc(dev, crtc)
Paulo Zanoni798183c2013-12-06 20:29:01 -02007319 WARN(crtc->active, "CRTC for pipe %c enabled\n",
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007320 pipe_name(crtc->pipe));
7321
7322 WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n");
Daniel Vetter8cc3e162014-06-25 22:01:46 +03007323 WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n");
7324 WARN(I915_READ(WRPLL_CTL1) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n");
7325 WARN(I915_READ(WRPLL_CTL2) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n");
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007326 WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n");
7327 WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE,
7328 "CPU PWM1 enabled\n");
Paulo Zanonic5107b82014-07-04 11:50:30 -03007329 if (IS_HASWELL(dev))
7330 WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE,
7331 "CPU PWM2 enabled\n");
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007332 WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE,
7333 "PCH PWM1 enabled\n");
7334 WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE,
7335 "Utility pin enabled\n");
7336 WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n");
7337
Paulo Zanoni9926ada2014-04-01 19:39:47 -03007338 /*
7339 * In theory we can still leave IRQs enabled, as long as only the HPD
7340 * interrupts remain enabled. We used to check for that, but since it's
7341 * gen-specific and since we only disable LCPLL after we fully disable
7342 * the interrupts, the check below should be enough.
7343 */
Jesse Barnes9df7575f2014-06-20 09:29:20 -07007344 WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n");
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007345}
7346
Paulo Zanoni9ccd5ae2014-07-04 11:59:58 -03007347static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv)
7348{
7349 struct drm_device *dev = dev_priv->dev;
7350
7351 if (IS_HASWELL(dev))
7352 return I915_READ(D_COMP_HSW);
7353 else
7354 return I915_READ(D_COMP_BDW);
7355}
7356
Paulo Zanoni3c4c9b82014-03-07 20:12:36 -03007357static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val)
7358{
7359 struct drm_device *dev = dev_priv->dev;
7360
7361 if (IS_HASWELL(dev)) {
7362 mutex_lock(&dev_priv->rps.hw_lock);
7363 if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP,
7364 val))
Paulo Zanonif475dad2014-07-04 11:59:57 -03007365 DRM_ERROR("Failed to write to D_COMP\n");
Paulo Zanoni3c4c9b82014-03-07 20:12:36 -03007366 mutex_unlock(&dev_priv->rps.hw_lock);
7367 } else {
Paulo Zanoni9ccd5ae2014-07-04 11:59:58 -03007368 I915_WRITE(D_COMP_BDW, val);
7369 POSTING_READ(D_COMP_BDW);
Paulo Zanoni3c4c9b82014-03-07 20:12:36 -03007370 }
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007371}
7372
7373/*
7374 * This function implements pieces of two sequences from BSpec:
7375 * - Sequence for display software to disable LCPLL
7376 * - Sequence for display software to allow package C8+
7377 * The steps implemented here are just the steps that actually touch the LCPLL
7378 * register. Callers should take care of disabling all the display engine
7379 * functions, doing the mode unset, fixing interrupts, etc.
7380 */
Paulo Zanoni6ff58d52013-09-24 13:52:57 -03007381static void hsw_disable_lcpll(struct drm_i915_private *dev_priv,
7382 bool switch_to_fclk, bool allow_power_down)
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007383{
7384 uint32_t val;
7385
7386 assert_can_disable_lcpll(dev_priv);
7387
7388 val = I915_READ(LCPLL_CTL);
7389
7390 if (switch_to_fclk) {
7391 val |= LCPLL_CD_SOURCE_FCLK;
7392 I915_WRITE(LCPLL_CTL, val);
7393
7394 if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &
7395 LCPLL_CD_SOURCE_FCLK_DONE, 1))
7396 DRM_ERROR("Switching to FCLK failed\n");
7397
7398 val = I915_READ(LCPLL_CTL);
7399 }
7400
7401 val |= LCPLL_PLL_DISABLE;
7402 I915_WRITE(LCPLL_CTL, val);
7403 POSTING_READ(LCPLL_CTL);
7404
7405 if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1))
7406 DRM_ERROR("LCPLL still locked\n");
7407
Paulo Zanoni9ccd5ae2014-07-04 11:59:58 -03007408 val = hsw_read_dcomp(dev_priv);
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007409 val |= D_COMP_COMP_DISABLE;
Paulo Zanoni3c4c9b82014-03-07 20:12:36 -03007410 hsw_write_dcomp(dev_priv, val);
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007411 ndelay(100);
7412
Paulo Zanoni9ccd5ae2014-07-04 11:59:58 -03007413 if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0,
7414 1))
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007415 DRM_ERROR("D_COMP RCOMP still in progress\n");
7416
7417 if (allow_power_down) {
7418 val = I915_READ(LCPLL_CTL);
7419 val |= LCPLL_POWER_DOWN_ALLOW;
7420 I915_WRITE(LCPLL_CTL, val);
7421 POSTING_READ(LCPLL_CTL);
7422 }
7423}
7424
7425/*
7426 * Fully restores LCPLL, disallowing power down and switching back to LCPLL
7427 * source.
7428 */
Paulo Zanoni6ff58d52013-09-24 13:52:57 -03007429static void hsw_restore_lcpll(struct drm_i915_private *dev_priv)
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007430{
7431 uint32_t val;
Paulo Zanonia8a8bd52014-03-07 20:08:05 -03007432 unsigned long irqflags;
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007433
7434 val = I915_READ(LCPLL_CTL);
7435
7436 if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK |
7437 LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK)
7438 return;
7439
Paulo Zanonia8a8bd52014-03-07 20:08:05 -03007440 /*
7441 * Make sure we're not on PC8 state before disabling PC8, otherwise
7442 * we'll hang the machine. To prevent PC8 state, just enable force_wake.
7443 *
7444 * The other problem is that hsw_restore_lcpll() is called as part of
7445 * the runtime PM resume sequence, so we can't just call
7446 * gen6_gt_force_wake_get() because that function calls
7447 * intel_runtime_pm_get(), and we can't change the runtime PM refcount
7448 * while we are on the resume sequence. So to solve this problem we have
7449 * to call special forcewake code that doesn't touch runtime PM and
7450 * doesn't enable the forcewake delayed work.
7451 */
7452 spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
7453 if (dev_priv->uncore.forcewake_count++ == 0)
7454 dev_priv->uncore.funcs.force_wake_get(dev_priv, FORCEWAKE_ALL);
7455 spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
Paulo Zanoni215733f2013-08-19 13:18:07 -03007456
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007457 if (val & LCPLL_POWER_DOWN_ALLOW) {
7458 val &= ~LCPLL_POWER_DOWN_ALLOW;
7459 I915_WRITE(LCPLL_CTL, val);
Daniel Vetter35d8f2e2013-08-21 23:38:08 +02007460 POSTING_READ(LCPLL_CTL);
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007461 }
7462
Paulo Zanoni9ccd5ae2014-07-04 11:59:58 -03007463 val = hsw_read_dcomp(dev_priv);
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007464 val |= D_COMP_COMP_FORCE;
7465 val &= ~D_COMP_COMP_DISABLE;
Paulo Zanoni3c4c9b82014-03-07 20:12:36 -03007466 hsw_write_dcomp(dev_priv, val);
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007467
7468 val = I915_READ(LCPLL_CTL);
7469 val &= ~LCPLL_PLL_DISABLE;
7470 I915_WRITE(LCPLL_CTL, val);
7471
7472 if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5))
7473 DRM_ERROR("LCPLL not locked yet\n");
7474
7475 if (val & LCPLL_CD_SOURCE_FCLK) {
7476 val = I915_READ(LCPLL_CTL);
7477 val &= ~LCPLL_CD_SOURCE_FCLK;
7478 I915_WRITE(LCPLL_CTL, val);
7479
7480 if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &
7481 LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
7482 DRM_ERROR("Switching back to LCPLL failed\n");
7483 }
Paulo Zanoni215733f2013-08-19 13:18:07 -03007484
Paulo Zanonia8a8bd52014-03-07 20:08:05 -03007485 /* See the big comment above. */
7486 spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
7487 if (--dev_priv->uncore.forcewake_count == 0)
7488 dev_priv->uncore.funcs.force_wake_put(dev_priv, FORCEWAKE_ALL);
7489 spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
Paulo Zanonibe256dc2013-07-23 11:19:26 -03007490}
7491
Paulo Zanoni765dab62014-03-07 20:08:18 -03007492/*
7493 * Package states C8 and deeper are really deep PC states that can only be
7494 * reached when all the devices on the system allow it, so even if the graphics
7495 * device allows PC8+, it doesn't mean the system will actually get to these
7496 * states. Our driver only allows PC8+ when going into runtime PM.
7497 *
7498 * The requirements for PC8+ are that all the outputs are disabled, the power
7499 * well is disabled and most interrupts are disabled, and these are also
7500 * requirements for runtime PM. When these conditions are met, we manually do
7501 * the other conditions: disable the interrupts, clocks and switch LCPLL refclk
7502 * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard
7503 * hang the machine.
7504 *
7505 * When we really reach PC8 or deeper states (not just when we allow it) we lose
7506 * the state of some registers, so when we come back from PC8+ we need to
7507 * restore this state. We don't get into PC8+ if we're not in RC6, so we don't
7508 * need to take care of the registers kept by RC6. Notice that this happens even
7509 * if we don't put the device in PCI D3 state (which is what currently happens
7510 * because of the runtime PM support).
7511 *
7512 * For more, read "Display Sequences for Package C8" on the hardware
7513 * documentation.
7514 */
Paulo Zanonia14cb6f2014-03-07 20:08:17 -03007515void hsw_enable_pc8(struct drm_i915_private *dev_priv)
Paulo Zanonic67a4702013-08-19 13:18:09 -03007516{
Paulo Zanonic67a4702013-08-19 13:18:09 -03007517 struct drm_device *dev = dev_priv->dev;
7518 uint32_t val;
7519
Paulo Zanonic67a4702013-08-19 13:18:09 -03007520 DRM_DEBUG_KMS("Enabling package C8+\n");
7521
Paulo Zanonic67a4702013-08-19 13:18:09 -03007522 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
7523 val = I915_READ(SOUTH_DSPCLK_GATE_D);
7524 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
7525 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7526 }
7527
7528 lpt_disable_clkout_dp(dev);
Paulo Zanonic67a4702013-08-19 13:18:09 -03007529 hsw_disable_lcpll(dev_priv, true, true);
7530}
7531
Paulo Zanonia14cb6f2014-03-07 20:08:17 -03007532void hsw_disable_pc8(struct drm_i915_private *dev_priv)
Paulo Zanonic67a4702013-08-19 13:18:09 -03007533{
7534 struct drm_device *dev = dev_priv->dev;
7535 uint32_t val;
7536
Paulo Zanonic67a4702013-08-19 13:18:09 -03007537 DRM_DEBUG_KMS("Disabling package C8+\n");
7538
7539 hsw_restore_lcpll(dev_priv);
Paulo Zanonic67a4702013-08-19 13:18:09 -03007540 lpt_init_pch_refclk(dev);
7541
7542 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
7543 val = I915_READ(SOUTH_DSPCLK_GATE_D);
7544 val |= PCH_LP_PARTITION_LEVEL_DISABLE;
7545 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7546 }
7547
7548 intel_prepare_ddi(dev);
Paulo Zanonic67a4702013-08-19 13:18:09 -03007549}
7550
Paulo Zanoni9a952a02014-03-07 20:12:34 -03007551static void snb_modeset_global_resources(struct drm_device *dev)
7552{
7553 modeset_update_crtc_power_domains(dev);
7554}
7555
Imre Deak4f074122013-10-16 17:25:51 +03007556static void haswell_modeset_global_resources(struct drm_device *dev)
7557{
Paulo Zanonida723562013-12-19 11:54:51 -02007558 modeset_update_crtc_power_domains(dev);
Daniel Vetterd6dd9eb2013-01-29 16:35:20 -02007559}
7560
Paulo Zanoni09b4ddf2012-10-05 12:05:55 -03007561static int haswell_crtc_mode_set(struct drm_crtc *crtc,
Paulo Zanoni09b4ddf2012-10-05 12:05:55 -03007562 int x, int y,
7563 struct drm_framebuffer *fb)
7564{
Paulo Zanoni09b4ddf2012-10-05 12:05:55 -03007565 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Paulo Zanoni09b4ddf2012-10-05 12:05:55 -03007566
Paulo Zanoni566b7342013-11-25 15:27:08 -02007567 if (!intel_ddi_pll_select(intel_crtc))
Paulo Zanoni6441ab52012-10-05 12:05:58 -03007568 return -EINVAL;
Daniel Vetter716c2e52014-06-25 22:02:02 +03007569
Daniel Vetter644cef32014-04-24 23:55:07 +02007570 intel_crtc->lowfreq_avail = false;
7571
Daniel Vetterc8f7a0d2014-04-24 23:55:04 +02007572 return 0;
Jesse Barnes79e53942008-11-07 14:24:08 -08007573}
7574
Daniel Vetter26804af2014-06-25 22:01:55 +03007575static void haswell_get_ddi_port_state(struct intel_crtc *crtc,
7576 struct intel_crtc_config *pipe_config)
7577{
7578 struct drm_device *dev = crtc->base.dev;
7579 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetterd452c5b2014-07-04 11:27:39 -03007580 struct intel_shared_dpll *pll;
Daniel Vetter26804af2014-06-25 22:01:55 +03007581 enum port port;
7582 uint32_t tmp;
7583
7584 tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder));
7585
7586 port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT;
7587
7588 pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port));
Daniel Vetter9cd86932014-06-25 22:01:57 +03007589
7590 switch (pipe_config->ddi_pll_sel) {
7591 case PORT_CLK_SEL_WRPLL1:
7592 pipe_config->shared_dpll = DPLL_ID_WRPLL1;
7593 break;
7594 case PORT_CLK_SEL_WRPLL2:
7595 pipe_config->shared_dpll = DPLL_ID_WRPLL2;
7596 break;
7597 }
7598
Daniel Vetterd452c5b2014-07-04 11:27:39 -03007599 if (pipe_config->shared_dpll >= 0) {
7600 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
7601
7602 WARN_ON(!pll->get_hw_state(dev_priv, pll,
7603 &pipe_config->dpll_hw_state));
7604 }
7605
Daniel Vetter26804af2014-06-25 22:01:55 +03007606 /*
7607 * Haswell has only FDI/PCH transcoder A. It is which is connected to
7608 * DDI E. So just check whether this pipe is wired to DDI E and whether
7609 * the PCH transcoder is on.
7610 */
7611 if ((port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) {
7612 pipe_config->has_pch_encoder = true;
7613
7614 tmp = I915_READ(FDI_RX_CTL(PIPE_A));
7615 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
7616 FDI_DP_PORT_WIDTH_SHIFT) + 1;
7617
7618 ironlake_get_fdi_m_n_config(crtc, pipe_config);
7619 }
7620}
7621
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01007622static bool haswell_get_pipe_config(struct intel_crtc *crtc,
7623 struct intel_crtc_config *pipe_config)
7624{
7625 struct drm_device *dev = crtc->base.dev;
7626 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02007627 enum intel_display_power_domain pfit_domain;
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01007628 uint32_t tmp;
7629
Imre Deakb5482bd2014-03-05 16:20:55 +02007630 if (!intel_display_power_enabled(dev_priv,
7631 POWER_DOMAIN_PIPE(crtc->pipe)))
7632 return false;
7633
Daniel Vettere143a212013-07-04 12:01:15 +02007634 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
Daniel Vetterc0d43d62013-06-07 23:11:08 +02007635 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
7636
Daniel Vettereccb1402013-05-22 00:50:22 +02007637 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
7638 if (tmp & TRANS_DDI_FUNC_ENABLE) {
7639 enum pipe trans_edp_pipe;
7640 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
7641 default:
7642 WARN(1, "unknown pipe linked to edp transcoder\n");
7643 case TRANS_DDI_EDP_INPUT_A_ONOFF:
7644 case TRANS_DDI_EDP_INPUT_A_ON:
7645 trans_edp_pipe = PIPE_A;
7646 break;
7647 case TRANS_DDI_EDP_INPUT_B_ONOFF:
7648 trans_edp_pipe = PIPE_B;
7649 break;
7650 case TRANS_DDI_EDP_INPUT_C_ONOFF:
7651 trans_edp_pipe = PIPE_C;
7652 break;
7653 }
7654
7655 if (trans_edp_pipe == crtc->pipe)
7656 pipe_config->cpu_transcoder = TRANSCODER_EDP;
7657 }
7658
Imre Deakda7e29b2014-02-18 00:02:02 +02007659 if (!intel_display_power_enabled(dev_priv,
Daniel Vettereccb1402013-05-22 00:50:22 +02007660 POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder)))
Paulo Zanoni2bfce952013-04-18 16:35:40 -03007661 return false;
7662
Daniel Vettereccb1402013-05-22 00:50:22 +02007663 tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder));
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01007664 if (!(tmp & PIPECONF_ENABLE))
7665 return false;
7666
Daniel Vetter26804af2014-06-25 22:01:55 +03007667 haswell_get_ddi_port_state(crtc, pipe_config);
Daniel Vetter627eb5a2013-04-29 19:33:42 +02007668
Daniel Vetter1bd1bd82013-04-29 21:56:12 +02007669 intel_get_pipe_timings(crtc, pipe_config);
7670
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02007671 pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe);
Imre Deakda7e29b2014-02-18 00:02:02 +02007672 if (intel_display_power_enabled(dev_priv, pfit_domain))
Daniel Vetter2fa2fe92013-05-07 23:34:16 +02007673 ironlake_get_pfit_config(crtc, pipe_config);
Daniel Vetter88adfff2013-03-28 10:42:01 +01007674
Jesse Barnese59150d2014-01-07 13:30:45 -08007675 if (IS_HASWELL(dev))
7676 pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) &&
7677 (I915_READ(IPS_CTL) & IPS_ENABLE);
Paulo Zanoni42db64e2013-05-31 16:33:22 -03007678
Daniel Vetter6c49f242013-06-06 12:45:25 +02007679 pipe_config->pixel_multiplier = 1;
7680
Daniel Vetter0e8ffe12013-03-28 10:42:00 +01007681 return true;
7682}
7683
Jani Nikula1a915102013-10-16 12:34:48 +03007684static struct {
7685 int clock;
7686 u32 config;
7687} hdmi_audio_clock[] = {
7688 { DIV_ROUND_UP(25200 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 },
7689 { 25200, AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 }, /* default per bspec */
7690 { 27000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 },
7691 { 27000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 },
7692 { 54000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 },
7693 { 54000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 },
7694 { DIV_ROUND_UP(74250 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 },
7695 { 74250, AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 },
7696 { DIV_ROUND_UP(148500 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 },
7697 { 148500, AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 },
7698};
7699
7700/* get AUD_CONFIG_PIXEL_CLOCK_HDMI_* value for mode */
7701static u32 audio_config_hdmi_pixel_clock(struct drm_display_mode *mode)
7702{
7703 int i;
7704
7705 for (i = 0; i < ARRAY_SIZE(hdmi_audio_clock); i++) {
7706 if (mode->clock == hdmi_audio_clock[i].clock)
7707 break;
7708 }
7709
7710 if (i == ARRAY_SIZE(hdmi_audio_clock)) {
7711 DRM_DEBUG_KMS("HDMI audio pixel clock setting for %d not found, falling back to defaults\n", mode->clock);
7712 i = 1;
7713 }
7714
7715 DRM_DEBUG_KMS("Configuring HDMI audio for pixel clock %d (0x%08x)\n",
7716 hdmi_audio_clock[i].clock,
7717 hdmi_audio_clock[i].config);
7718
7719 return hdmi_audio_clock[i].config;
7720}
7721
Wu Fengguang3a9627f2011-12-09 20:42:19 +08007722static bool intel_eld_uptodate(struct drm_connector *connector,
7723 int reg_eldv, uint32_t bits_eldv,
7724 int reg_elda, uint32_t bits_elda,
7725 int reg_edid)
7726{
7727 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7728 uint8_t *eld = connector->eld;
7729 uint32_t i;
7730
7731 i = I915_READ(reg_eldv);
7732 i &= bits_eldv;
7733
7734 if (!eld[0])
7735 return !i;
7736
7737 if (!i)
7738 return false;
7739
7740 i = I915_READ(reg_elda);
7741 i &= ~bits_elda;
7742 I915_WRITE(reg_elda, i);
7743
7744 for (i = 0; i < eld[2]; i++)
7745 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
7746 return false;
7747
7748 return true;
7749}
7750
Wu Fengguange0dac652011-09-05 14:25:34 +08007751static void g4x_write_eld(struct drm_connector *connector,
Jani Nikula34427052013-10-16 12:34:47 +03007752 struct drm_crtc *crtc,
7753 struct drm_display_mode *mode)
Wu Fengguange0dac652011-09-05 14:25:34 +08007754{
7755 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7756 uint8_t *eld = connector->eld;
7757 uint32_t eldv;
7758 uint32_t len;
7759 uint32_t i;
7760
7761 i = I915_READ(G4X_AUD_VID_DID);
7762
7763 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
7764 eldv = G4X_ELDV_DEVCL_DEVBLC;
7765 else
7766 eldv = G4X_ELDV_DEVCTG;
7767
Wu Fengguang3a9627f2011-12-09 20:42:19 +08007768 if (intel_eld_uptodate(connector,
7769 G4X_AUD_CNTL_ST, eldv,
7770 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
7771 G4X_HDMIW_HDMIEDID))
7772 return;
7773
Wu Fengguange0dac652011-09-05 14:25:34 +08007774 i = I915_READ(G4X_AUD_CNTL_ST);
7775 i &= ~(eldv | G4X_ELD_ADDR);
7776 len = (i >> 9) & 0x1f; /* ELD buffer size */
7777 I915_WRITE(G4X_AUD_CNTL_ST, i);
7778
7779 if (!eld[0])
7780 return;
7781
7782 len = min_t(uint8_t, eld[2], len);
7783 DRM_DEBUG_DRIVER("ELD size %d\n", len);
7784 for (i = 0; i < len; i++)
7785 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
7786
7787 i = I915_READ(G4X_AUD_CNTL_ST);
7788 i |= eldv;
7789 I915_WRITE(G4X_AUD_CNTL_ST, i);
7790}
7791
Wang Xingchao83358c852012-08-16 22:43:37 +08007792static void haswell_write_eld(struct drm_connector *connector,
Jani Nikula34427052013-10-16 12:34:47 +03007793 struct drm_crtc *crtc,
7794 struct drm_display_mode *mode)
Wang Xingchao83358c852012-08-16 22:43:37 +08007795{
7796 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7797 uint8_t *eld = connector->eld;
Wang Xingchao83358c852012-08-16 22:43:37 +08007798 uint32_t eldv;
7799 uint32_t i;
7800 int len;
7801 int pipe = to_intel_crtc(crtc)->pipe;
7802 int tmp;
7803
7804 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
7805 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
7806 int aud_config = HSW_AUD_CFG(pipe);
7807 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
7808
Wang Xingchao83358c852012-08-16 22:43:37 +08007809 /* Audio output enable */
7810 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
7811 tmp = I915_READ(aud_cntrl_st2);
7812 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
7813 I915_WRITE(aud_cntrl_st2, tmp);
Daniel Vetterc7905792014-04-16 16:56:09 +02007814 POSTING_READ(aud_cntrl_st2);
Wang Xingchao83358c852012-08-16 22:43:37 +08007815
Daniel Vetterc7905792014-04-16 16:56:09 +02007816 assert_pipe_disabled(dev_priv, to_intel_crtc(crtc)->pipe);
Wang Xingchao83358c852012-08-16 22:43:37 +08007817
7818 /* Set ELD valid state */
7819 tmp = I915_READ(aud_cntrl_st2);
Takashi Iwai7e7cb342013-09-10 07:30:36 +02007820 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%08x\n", tmp);
Wang Xingchao83358c852012-08-16 22:43:37 +08007821 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
7822 I915_WRITE(aud_cntrl_st2, tmp);
7823 tmp = I915_READ(aud_cntrl_st2);
Takashi Iwai7e7cb342013-09-10 07:30:36 +02007824 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%08x\n", tmp);
Wang Xingchao83358c852012-08-16 22:43:37 +08007825
7826 /* Enable HDMI mode */
7827 tmp = I915_READ(aud_config);
Takashi Iwai7e7cb342013-09-10 07:30:36 +02007828 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%08x\n", tmp);
Wang Xingchao83358c852012-08-16 22:43:37 +08007829 /* clear N_programing_enable and N_value_index */
7830 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
7831 I915_WRITE(aud_config, tmp);
7832
7833 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
7834
7835 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
7836
7837 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
7838 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
7839 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
7840 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
Jani Nikula1a915102013-10-16 12:34:48 +03007841 } else {
7842 I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode));
7843 }
Wang Xingchao83358c852012-08-16 22:43:37 +08007844
7845 if (intel_eld_uptodate(connector,
7846 aud_cntrl_st2, eldv,
7847 aud_cntl_st, IBX_ELD_ADDRESS,
7848 hdmiw_hdmiedid))
7849 return;
7850
7851 i = I915_READ(aud_cntrl_st2);
7852 i &= ~eldv;
7853 I915_WRITE(aud_cntrl_st2, i);
7854
7855 if (!eld[0])
7856 return;
7857
7858 i = I915_READ(aud_cntl_st);
7859 i &= ~IBX_ELD_ADDRESS;
7860 I915_WRITE(aud_cntl_st, i);
7861 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
7862 DRM_DEBUG_DRIVER("port num:%d\n", i);
7863
7864 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
7865 DRM_DEBUG_DRIVER("ELD size %d\n", len);
7866 for (i = 0; i < len; i++)
7867 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
7868
7869 i = I915_READ(aud_cntrl_st2);
7870 i |= eldv;
7871 I915_WRITE(aud_cntrl_st2, i);
7872
7873}
7874
Wu Fengguange0dac652011-09-05 14:25:34 +08007875static void ironlake_write_eld(struct drm_connector *connector,
Jani Nikula34427052013-10-16 12:34:47 +03007876 struct drm_crtc *crtc,
7877 struct drm_display_mode *mode)
Wu Fengguange0dac652011-09-05 14:25:34 +08007878{
7879 struct drm_i915_private *dev_priv = connector->dev->dev_private;
7880 uint8_t *eld = connector->eld;
7881 uint32_t eldv;
7882 uint32_t i;
7883 int len;
7884 int hdmiw_hdmiedid;
Wu Fengguangb6daa022012-01-06 14:41:31 -06007885 int aud_config;
Wu Fengguange0dac652011-09-05 14:25:34 +08007886 int aud_cntl_st;
7887 int aud_cntrl_st2;
Wang Xingchao9b138a82012-08-09 16:52:18 +08007888 int pipe = to_intel_crtc(crtc)->pipe;
Wu Fengguange0dac652011-09-05 14:25:34 +08007889
Wu Fengguangb3f33cb2011-12-09 20:42:17 +08007890 if (HAS_PCH_IBX(connector->dev)) {
Wang Xingchao9b138a82012-08-09 16:52:18 +08007891 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
7892 aud_config = IBX_AUD_CFG(pipe);
7893 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
Wu Fengguang1202b4c62011-12-09 20:42:18 +08007894 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
Mengdong Lin9ca2fe72013-11-01 00:17:03 -04007895 } else if (IS_VALLEYVIEW(connector->dev)) {
7896 hdmiw_hdmiedid = VLV_HDMIW_HDMIEDID(pipe);
7897 aud_config = VLV_AUD_CFG(pipe);
7898 aud_cntl_st = VLV_AUD_CNTL_ST(pipe);
7899 aud_cntrl_st2 = VLV_AUD_CNTL_ST2;
Wu Fengguange0dac652011-09-05 14:25:34 +08007900 } else {
Wang Xingchao9b138a82012-08-09 16:52:18 +08007901 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
7902 aud_config = CPT_AUD_CFG(pipe);
7903 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
Wu Fengguang1202b4c62011-12-09 20:42:18 +08007904 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
Wu Fengguange0dac652011-09-05 14:25:34 +08007905 }
7906
Wang Xingchao9b138a82012-08-09 16:52:18 +08007907 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
Wu Fengguange0dac652011-09-05 14:25:34 +08007908
Mengdong Lin9ca2fe72013-11-01 00:17:03 -04007909 if (IS_VALLEYVIEW(connector->dev)) {
7910 struct intel_encoder *intel_encoder;
7911 struct intel_digital_port *intel_dig_port;
7912
7913 intel_encoder = intel_attached_encoder(connector);
7914 intel_dig_port = enc_to_dig_port(&intel_encoder->base);
7915 i = intel_dig_port->port;
7916 } else {
7917 i = I915_READ(aud_cntl_st);
7918 i = (i >> 29) & DIP_PORT_SEL_MASK;
7919 /* DIP_Port_Select, 0x1 = PortB */
7920 }
7921
Wu Fengguange0dac652011-09-05 14:25:34 +08007922 if (!i) {
7923 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
7924 /* operate blindly on all ports */
Wu Fengguang1202b4c62011-12-09 20:42:18 +08007925 eldv = IBX_ELD_VALIDB;
7926 eldv |= IBX_ELD_VALIDB << 4;
7927 eldv |= IBX_ELD_VALIDB << 8;
Wu Fengguange0dac652011-09-05 14:25:34 +08007928 } else {
Ville Syrjälä2582a852013-04-17 17:48:47 +03007929 DRM_DEBUG_DRIVER("ELD on port %c\n", port_name(i));
Wu Fengguang1202b4c62011-12-09 20:42:18 +08007930 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
Wu Fengguange0dac652011-09-05 14:25:34 +08007931 }
7932
Wu Fengguang3a9627f2011-12-09 20:42:19 +08007933 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
7934 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
7935 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
Wu Fengguangb6daa022012-01-06 14:41:31 -06007936 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
Jani Nikula1a915102013-10-16 12:34:48 +03007937 } else {
7938 I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode));
7939 }
Wu Fengguang3a9627f2011-12-09 20:42:19 +08007940
7941 if (intel_eld_uptodate(connector,
7942 aud_cntrl_st2, eldv,
7943 aud_cntl_st, IBX_ELD_ADDRESS,
7944 hdmiw_hdmiedid))
7945 return;
7946
Wu Fengguange0dac652011-09-05 14:25:34 +08007947 i = I915_READ(aud_cntrl_st2);
7948 i &= ~eldv;
7949 I915_WRITE(aud_cntrl_st2, i);
7950
7951 if (!eld[0])
7952 return;
7953
Wu Fengguange0dac652011-09-05 14:25:34 +08007954 i = I915_READ(aud_cntl_st);
Wu Fengguang1202b4c62011-12-09 20:42:18 +08007955 i &= ~IBX_ELD_ADDRESS;
Wu Fengguange0dac652011-09-05 14:25:34 +08007956 I915_WRITE(aud_cntl_st, i);
7957
7958 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
7959 DRM_DEBUG_DRIVER("ELD size %d\n", len);
7960 for (i = 0; i < len; i++)
7961 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
7962
7963 i = I915_READ(aud_cntrl_st2);
7964 i |= eldv;
7965 I915_WRITE(aud_cntrl_st2, i);
7966}
7967
7968void intel_write_eld(struct drm_encoder *encoder,
7969 struct drm_display_mode *mode)
7970{
7971 struct drm_crtc *crtc = encoder->crtc;
7972 struct drm_connector *connector;
7973 struct drm_device *dev = encoder->dev;
7974 struct drm_i915_private *dev_priv = dev->dev_private;
7975
7976 connector = drm_select_eld(encoder, mode);
7977 if (!connector)
7978 return;
7979
7980 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
7981 connector->base.id,
Jani Nikulac23cc412014-06-03 14:56:17 +03007982 connector->name,
Wu Fengguange0dac652011-09-05 14:25:34 +08007983 connector->encoder->base.id,
Jani Nikula8e329a02014-06-03 14:56:21 +03007984 connector->encoder->name);
Wu Fengguange0dac652011-09-05 14:25:34 +08007985
7986 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
7987
7988 if (dev_priv->display.write_eld)
Jani Nikula34427052013-10-16 12:34:47 +03007989 dev_priv->display.write_eld(connector, crtc, mode);
Wu Fengguange0dac652011-09-05 14:25:34 +08007990}
7991
Chris Wilson560b85b2010-08-07 11:01:38 +01007992static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
7993{
7994 struct drm_device *dev = crtc->dev;
7995 struct drm_i915_private *dev_priv = dev->dev_private;
7996 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Chris Wilson4b0e3332014-05-30 16:35:26 +03007997 uint32_t cntl;
Chris Wilson560b85b2010-08-07 11:01:38 +01007998
Chris Wilson4b0e3332014-05-30 16:35:26 +03007999 if (base != intel_crtc->cursor_base) {
Chris Wilson560b85b2010-08-07 11:01:38 +01008000 /* On these chipsets we can only modify the base whilst
8001 * the cursor is disabled.
8002 */
Chris Wilson4b0e3332014-05-30 16:35:26 +03008003 if (intel_crtc->cursor_cntl) {
8004 I915_WRITE(_CURACNTR, 0);
8005 POSTING_READ(_CURACNTR);
8006 intel_crtc->cursor_cntl = 0;
8007 }
8008
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08008009 I915_WRITE(_CURABASE, base);
Chris Wilson4b0e3332014-05-30 16:35:26 +03008010 POSTING_READ(_CURABASE);
8011 }
Chris Wilson560b85b2010-08-07 11:01:38 +01008012
Chris Wilson4b0e3332014-05-30 16:35:26 +03008013 /* XXX width must be 64, stride 256 => 0x00 << 28 */
8014 cntl = 0;
8015 if (base)
8016 cntl = (CURSOR_ENABLE |
Chris Wilson560b85b2010-08-07 11:01:38 +01008017 CURSOR_GAMMA_ENABLE |
Chris Wilson4b0e3332014-05-30 16:35:26 +03008018 CURSOR_FORMAT_ARGB);
8019 if (intel_crtc->cursor_cntl != cntl) {
8020 I915_WRITE(_CURACNTR, cntl);
8021 POSTING_READ(_CURACNTR);
8022 intel_crtc->cursor_cntl = cntl;
8023 }
Chris Wilson560b85b2010-08-07 11:01:38 +01008024}
8025
8026static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
8027{
8028 struct drm_device *dev = crtc->dev;
8029 struct drm_i915_private *dev_priv = dev->dev_private;
8030 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8031 int pipe = intel_crtc->pipe;
Chris Wilson4b0e3332014-05-30 16:35:26 +03008032 uint32_t cntl;
Chris Wilson560b85b2010-08-07 11:01:38 +01008033
Chris Wilson4b0e3332014-05-30 16:35:26 +03008034 cntl = 0;
8035 if (base) {
8036 cntl = MCURSOR_GAMMA_ENABLE;
8037 switch (intel_crtc->cursor_width) {
Sagar Kamble4726e0b2014-03-10 17:06:23 +05308038 case 64:
8039 cntl |= CURSOR_MODE_64_ARGB_AX;
8040 break;
8041 case 128:
8042 cntl |= CURSOR_MODE_128_ARGB_AX;
8043 break;
8044 case 256:
8045 cntl |= CURSOR_MODE_256_ARGB_AX;
8046 break;
8047 default:
8048 WARN_ON(1);
8049 return;
Chris Wilson560b85b2010-08-07 11:01:38 +01008050 }
Chris Wilson4b0e3332014-05-30 16:35:26 +03008051 cntl |= pipe << 28; /* Connect to correct pipe */
Chris Wilson560b85b2010-08-07 11:01:38 +01008052 }
Chris Wilson4b0e3332014-05-30 16:35:26 +03008053 if (intel_crtc->cursor_cntl != cntl) {
8054 I915_WRITE(CURCNTR(pipe), cntl);
8055 POSTING_READ(CURCNTR(pipe));
8056 intel_crtc->cursor_cntl = cntl;
8057 }
8058
Chris Wilson560b85b2010-08-07 11:01:38 +01008059 /* and commit changes on next vblank */
Jesse Barnes9db4a9c2011-02-07 12:26:52 -08008060 I915_WRITE(CURBASE(pipe), base);
Daniel Vetterb2ea8ef2013-11-04 08:13:45 +01008061 POSTING_READ(CURBASE(pipe));
Chris Wilson560b85b2010-08-07 11:01:38 +01008062}
8063
Jesse Barnes65a21cd2011-10-12 11:10:21 -07008064static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
8065{
8066 struct drm_device *dev = crtc->dev;
8067 struct drm_i915_private *dev_priv = dev->dev_private;
8068 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8069 int pipe = intel_crtc->pipe;
Chris Wilson4b0e3332014-05-30 16:35:26 +03008070 uint32_t cntl;
Jesse Barnes65a21cd2011-10-12 11:10:21 -07008071
Chris Wilson4b0e3332014-05-30 16:35:26 +03008072 cntl = 0;
8073 if (base) {
8074 cntl = MCURSOR_GAMMA_ENABLE;
8075 switch (intel_crtc->cursor_width) {
Sagar Kamble4726e0b2014-03-10 17:06:23 +05308076 case 64:
8077 cntl |= CURSOR_MODE_64_ARGB_AX;
8078 break;
8079 case 128:
8080 cntl |= CURSOR_MODE_128_ARGB_AX;
8081 break;
8082 case 256:
8083 cntl |= CURSOR_MODE_256_ARGB_AX;
8084 break;
8085 default:
8086 WARN_ON(1);
8087 return;
Jesse Barnes65a21cd2011-10-12 11:10:21 -07008088 }
Jesse Barnes65a21cd2011-10-12 11:10:21 -07008089 }
Chris Wilson4b0e3332014-05-30 16:35:26 +03008090 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
8091 cntl |= CURSOR_PIPE_CSC_ENABLE;
8092
8093 if (intel_crtc->cursor_cntl != cntl) {
8094 I915_WRITE(CURCNTR(pipe), cntl);
8095 POSTING_READ(CURCNTR(pipe));
8096 intel_crtc->cursor_cntl = cntl;
8097 }
8098
Jesse Barnes65a21cd2011-10-12 11:10:21 -07008099 /* and commit changes on next vblank */
Ville Syrjälä5efb3e22014-04-09 13:28:53 +03008100 I915_WRITE(CURBASE(pipe), base);
8101 POSTING_READ(CURBASE(pipe));
Jesse Barnes65a21cd2011-10-12 11:10:21 -07008102}
8103
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008104/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
Chris Wilson6b383a72010-09-13 13:54:26 +01008105static void intel_crtc_update_cursor(struct drm_crtc *crtc,
8106 bool on)
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008107{
8108 struct drm_device *dev = crtc->dev;
8109 struct drm_i915_private *dev_priv = dev->dev_private;
8110 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8111 int pipe = intel_crtc->pipe;
Matt Roper3d7d6512014-06-10 08:28:13 -07008112 int x = crtc->cursor_x;
8113 int y = crtc->cursor_y;
Ville Syrjäläd6e4db12013-09-04 18:25:31 +03008114 u32 base = 0, pos = 0;
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008115
Ville Syrjäläd6e4db12013-09-04 18:25:31 +03008116 if (on)
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008117 base = intel_crtc->cursor_addr;
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008118
Ville Syrjäläd6e4db12013-09-04 18:25:31 +03008119 if (x >= intel_crtc->config.pipe_src_w)
8120 base = 0;
8121
8122 if (y >= intel_crtc->config.pipe_src_h)
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008123 base = 0;
8124
8125 if (x < 0) {
Ville Syrjäläefc90642013-09-04 18:25:30 +03008126 if (x + intel_crtc->cursor_width <= 0)
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008127 base = 0;
8128
8129 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
8130 x = -x;
8131 }
8132 pos |= x << CURSOR_X_SHIFT;
8133
8134 if (y < 0) {
Ville Syrjäläefc90642013-09-04 18:25:30 +03008135 if (y + intel_crtc->cursor_height <= 0)
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008136 base = 0;
8137
8138 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
8139 y = -y;
8140 }
8141 pos |= y << CURSOR_Y_SHIFT;
8142
Chris Wilson4b0e3332014-05-30 16:35:26 +03008143 if (base == 0 && intel_crtc->cursor_base == 0)
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008144 return;
8145
Ville Syrjälä5efb3e22014-04-09 13:28:53 +03008146 I915_WRITE(CURPOS(pipe), pos);
8147
8148 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev) || IS_BROADWELL(dev))
Jesse Barnes65a21cd2011-10-12 11:10:21 -07008149 ivb_update_cursor(crtc, base);
Ville Syrjälä5efb3e22014-04-09 13:28:53 +03008150 else if (IS_845G(dev) || IS_I865G(dev))
8151 i845_update_cursor(crtc, base);
8152 else
8153 i9xx_update_cursor(crtc, base);
Chris Wilson4b0e3332014-05-30 16:35:26 +03008154 intel_crtc->cursor_base = base;
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008155}
8156
Matt Ropere3287952014-06-10 08:28:12 -07008157/*
8158 * intel_crtc_cursor_set_obj - Set cursor to specified GEM object
8159 *
8160 * Note that the object's reference will be consumed if the update fails. If
8161 * the update succeeds, the reference of the old object (if any) will be
8162 * consumed.
8163 */
8164static int intel_crtc_cursor_set_obj(struct drm_crtc *crtc,
8165 struct drm_i915_gem_object *obj,
8166 uint32_t width, uint32_t height)
Jesse Barnes79e53942008-11-07 14:24:08 -08008167{
8168 struct drm_device *dev = crtc->dev;
8169 struct drm_i915_private *dev_priv = dev->dev_private;
8170 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vettera071fa02014-06-18 23:28:09 +02008171 enum pipe pipe = intel_crtc->pipe;
Chris Wilson64f962e2014-03-26 12:38:15 +00008172 unsigned old_width;
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008173 uint32_t addr;
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008174 int ret;
Jesse Barnes79e53942008-11-07 14:24:08 -08008175
Jesse Barnes79e53942008-11-07 14:24:08 -08008176 /* if we want to turn off the cursor ignore width and height */
Matt Ropere3287952014-06-10 08:28:12 -07008177 if (!obj) {
Zhao Yakui28c97732009-10-09 11:39:41 +08008178 DRM_DEBUG_KMS("cursor off\n");
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008179 addr = 0;
Chris Wilson05394f32010-11-08 19:18:58 +00008180 obj = NULL;
Pierre Willenbrock50044172009-02-23 10:12:15 +10008181 mutex_lock(&dev->struct_mutex);
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008182 goto finish;
Jesse Barnes79e53942008-11-07 14:24:08 -08008183 }
8184
Sagar Kamble4726e0b2014-03-10 17:06:23 +05308185 /* Check for which cursor types we support */
8186 if (!((width == 64 && height == 64) ||
8187 (width == 128 && height == 128 && !IS_GEN2(dev)) ||
8188 (width == 256 && height == 256 && !IS_GEN2(dev)))) {
8189 DRM_DEBUG("Cursor dimension not supported\n");
Jesse Barnes79e53942008-11-07 14:24:08 -08008190 return -EINVAL;
8191 }
8192
Chris Wilson05394f32010-11-08 19:18:58 +00008193 if (obj->base.size < width * height * 4) {
Matt Ropere3287952014-06-10 08:28:12 -07008194 DRM_DEBUG_KMS("buffer is too small\n");
Dave Airlie34b8686e2009-01-15 14:03:07 +10008195 ret = -ENOMEM;
8196 goto fail;
Jesse Barnes79e53942008-11-07 14:24:08 -08008197 }
8198
Dave Airlie71acb5e2008-12-30 20:31:46 +10008199 /* we only need to pin inside GTT if cursor is non-phy */
Kristian Høgsberg7f9872e2009-02-13 20:56:49 -05008200 mutex_lock(&dev->struct_mutex);
Damien Lespiau3d13ef22014-02-07 19:12:47 +00008201 if (!INTEL_INFO(dev)->cursor_needs_physical) {
Chris Wilson693db182013-03-05 14:52:39 +00008202 unsigned alignment;
8203
Chris Wilsond9e86c02010-11-10 16:40:20 +00008204 if (obj->tiling_mode) {
Daniel Vetter3b25b312014-02-14 14:06:06 +01008205 DRM_DEBUG_KMS("cursor cannot be tiled\n");
Chris Wilsond9e86c02010-11-10 16:40:20 +00008206 ret = -EINVAL;
8207 goto fail_locked;
8208 }
8209
Chris Wilson693db182013-03-05 14:52:39 +00008210 /* Note that the w/a also requires 2 PTE of padding following
8211 * the bo. We currently fill all unused PTE with the shadow
8212 * page and so we should always have valid PTE following the
8213 * cursor preventing the VT-d warning.
8214 */
8215 alignment = 0;
8216 if (need_vtd_wa(dev))
8217 alignment = 64*1024;
8218
8219 ret = i915_gem_object_pin_to_display_plane(obj, alignment, NULL);
Chris Wilsone7b526b2010-06-02 08:30:48 +01008220 if (ret) {
Daniel Vetter3b25b312014-02-14 14:06:06 +01008221 DRM_DEBUG_KMS("failed to move cursor bo into the GTT\n");
Chris Wilson2da3b9b2011-04-14 09:41:17 +01008222 goto fail_locked;
Chris Wilsone7b526b2010-06-02 08:30:48 +01008223 }
8224
Chris Wilsond9e86c02010-11-10 16:40:20 +00008225 ret = i915_gem_object_put_fence(obj);
8226 if (ret) {
Daniel Vetter3b25b312014-02-14 14:06:06 +01008227 DRM_DEBUG_KMS("failed to release fence for cursor");
Chris Wilsond9e86c02010-11-10 16:40:20 +00008228 goto fail_unpin;
8229 }
8230
Ben Widawskyf343c5f2013-07-05 14:41:04 -07008231 addr = i915_gem_obj_ggtt_offset(obj);
Dave Airlie71acb5e2008-12-30 20:31:46 +10008232 } else {
Chris Wilson6eeefaf2010-08-07 11:01:39 +01008233 int align = IS_I830(dev) ? 16 * 1024 : 256;
Chris Wilson00731152014-05-21 12:42:56 +01008234 ret = i915_gem_object_attach_phys(obj, align);
Dave Airlie71acb5e2008-12-30 20:31:46 +10008235 if (ret) {
Daniel Vetter3b25b312014-02-14 14:06:06 +01008236 DRM_DEBUG_KMS("failed to attach phys object\n");
Kristian Høgsberg7f9872e2009-02-13 20:56:49 -05008237 goto fail_locked;
Dave Airlie71acb5e2008-12-30 20:31:46 +10008238 }
Chris Wilson00731152014-05-21 12:42:56 +01008239 addr = obj->phys_handle->busaddr;
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008240 }
8241
Chris Wilsona6c45cf2010-09-17 00:32:17 +01008242 if (IS_GEN2(dev))
Jesse Barnes14b60392009-05-20 16:47:08 -04008243 I915_WRITE(CURSIZE, (height << 12) | width);
8244
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008245 finish:
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008246 if (intel_crtc->cursor_bo) {
Chris Wilson00731152014-05-21 12:42:56 +01008247 if (!INTEL_INFO(dev)->cursor_needs_physical)
Chris Wilsoncc98b412013-08-09 12:25:09 +01008248 i915_gem_object_unpin_from_display_plane(intel_crtc->cursor_bo);
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008249 }
Jesse Barnes80824002009-09-10 15:28:06 -07008250
Daniel Vettera071fa02014-06-18 23:28:09 +02008251 i915_gem_track_fb(intel_crtc->cursor_bo, obj,
8252 INTEL_FRONTBUFFER_CURSOR(pipe));
Kristian Høgsberg7f9872e2009-02-13 20:56:49 -05008253 mutex_unlock(&dev->struct_mutex);
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008254
Chris Wilson64f962e2014-03-26 12:38:15 +00008255 old_width = intel_crtc->cursor_width;
8256
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008257 intel_crtc->cursor_addr = addr;
Chris Wilson05394f32010-11-08 19:18:58 +00008258 intel_crtc->cursor_bo = obj;
Chris Wilsoncda4b7d2010-07-09 08:45:04 +01008259 intel_crtc->cursor_width = width;
8260 intel_crtc->cursor_height = height;
8261
Chris Wilson64f962e2014-03-26 12:38:15 +00008262 if (intel_crtc->active) {
8263 if (old_width != width)
8264 intel_update_watermarks(crtc);
Ville Syrjäläf2f5f772013-09-17 18:33:44 +03008265 intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL);
Chris Wilson64f962e2014-03-26 12:38:15 +00008266 }
Kristian Høgsberg3f8bc372008-12-17 22:14:59 -05008267
Daniel Vetterf99d7062014-06-19 16:01:59 +02008268 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_CURSOR(pipe));
8269
Jesse Barnes79e53942008-11-07 14:24:08 -08008270 return 0;
Chris Wilsone7b526b2010-06-02 08:30:48 +01008271fail_unpin:
Chris Wilsoncc98b412013-08-09 12:25:09 +01008272 i915_gem_object_unpin_from_display_plane(obj);
Kristian Høgsberg7f9872e2009-02-13 20:56:49 -05008273fail_locked:
Dave Airlie34b8686e2009-01-15 14:03:07 +10008274 mutex_unlock(&dev->struct_mutex);
Luca Barbieribc9025b2010-02-09 05:49:12 +00008275fail:
Chris Wilson05394f32010-11-08 19:18:58 +00008276 drm_gem_object_unreference_unlocked(&obj->base);
Dave Airlie34b8686e2009-01-15 14:03:07 +10008277 return ret;
Jesse Barnes79e53942008-11-07 14:24:08 -08008278}
8279
Jesse Barnes79e53942008-11-07 14:24:08 -08008280static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
James Simmons72034252010-08-03 01:33:19 +01008281 u16 *blue, uint32_t start, uint32_t size)
Jesse Barnes79e53942008-11-07 14:24:08 -08008282{
James Simmons72034252010-08-03 01:33:19 +01008283 int end = (start + size > 256) ? 256 : start + size, i;
Jesse Barnes79e53942008-11-07 14:24:08 -08008284 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Jesse Barnes79e53942008-11-07 14:24:08 -08008285
James Simmons72034252010-08-03 01:33:19 +01008286 for (i = start; i < end; i++) {
Jesse Barnes79e53942008-11-07 14:24:08 -08008287 intel_crtc->lut_r[i] = red[i] >> 8;
8288 intel_crtc->lut_g[i] = green[i] >> 8;
8289 intel_crtc->lut_b[i] = blue[i] >> 8;
8290 }
8291
8292 intel_crtc_load_lut(crtc);
8293}
8294
Jesse Barnes79e53942008-11-07 14:24:08 -08008295/* VESA 640x480x72Hz mode to set on the pipe */
8296static struct drm_display_mode load_detect_mode = {
8297 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
8298 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
8299};
8300
Daniel Vettera8bb6812014-02-10 18:00:39 +01008301struct drm_framebuffer *
8302__intel_framebuffer_create(struct drm_device *dev,
8303 struct drm_mode_fb_cmd2 *mode_cmd,
8304 struct drm_i915_gem_object *obj)
Chris Wilsond2dff872011-04-19 08:36:26 +01008305{
8306 struct intel_framebuffer *intel_fb;
8307 int ret;
8308
8309 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
8310 if (!intel_fb) {
8311 drm_gem_object_unreference_unlocked(&obj->base);
8312 return ERR_PTR(-ENOMEM);
8313 }
8314
8315 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
Daniel Vetterdd4916c2013-10-09 21:23:51 +02008316 if (ret)
8317 goto err;
Chris Wilsond2dff872011-04-19 08:36:26 +01008318
8319 return &intel_fb->base;
Daniel Vetterdd4916c2013-10-09 21:23:51 +02008320err:
8321 drm_gem_object_unreference_unlocked(&obj->base);
8322 kfree(intel_fb);
8323
8324 return ERR_PTR(ret);
Chris Wilsond2dff872011-04-19 08:36:26 +01008325}
8326
Daniel Vetterb5ea6422014-03-02 21:18:00 +01008327static struct drm_framebuffer *
Daniel Vettera8bb6812014-02-10 18:00:39 +01008328intel_framebuffer_create(struct drm_device *dev,
8329 struct drm_mode_fb_cmd2 *mode_cmd,
8330 struct drm_i915_gem_object *obj)
8331{
8332 struct drm_framebuffer *fb;
8333 int ret;
8334
8335 ret = i915_mutex_lock_interruptible(dev);
8336 if (ret)
8337 return ERR_PTR(ret);
8338 fb = __intel_framebuffer_create(dev, mode_cmd, obj);
8339 mutex_unlock(&dev->struct_mutex);
8340
8341 return fb;
8342}
8343
Chris Wilsond2dff872011-04-19 08:36:26 +01008344static u32
8345intel_framebuffer_pitch_for_width(int width, int bpp)
8346{
8347 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
8348 return ALIGN(pitch, 64);
8349}
8350
8351static u32
8352intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
8353{
8354 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
Fabian Frederick1267a262014-07-01 20:39:41 +02008355 return PAGE_ALIGN(pitch * mode->vdisplay);
Chris Wilsond2dff872011-04-19 08:36:26 +01008356}
8357
8358static struct drm_framebuffer *
8359intel_framebuffer_create_for_mode(struct drm_device *dev,
8360 struct drm_display_mode *mode,
8361 int depth, int bpp)
8362{
8363 struct drm_i915_gem_object *obj;
Chris Wilson0fed39b2012-11-05 22:25:07 +00008364 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
Chris Wilsond2dff872011-04-19 08:36:26 +01008365
8366 obj = i915_gem_alloc_object(dev,
8367 intel_framebuffer_size_for_mode(mode, bpp));
8368 if (obj == NULL)
8369 return ERR_PTR(-ENOMEM);
8370
8371 mode_cmd.width = mode->hdisplay;
8372 mode_cmd.height = mode->vdisplay;
Jesse Barnes308e5bc2011-11-14 14:51:28 -08008373 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
8374 bpp);
Dave Airlie5ca0c342012-02-23 15:33:40 +00008375 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
Chris Wilsond2dff872011-04-19 08:36:26 +01008376
8377 return intel_framebuffer_create(dev, &mode_cmd, obj);
8378}
8379
8380static struct drm_framebuffer *
8381mode_fits_in_fbdev(struct drm_device *dev,
8382 struct drm_display_mode *mode)
8383{
Daniel Vetter4520f532013-10-09 09:18:51 +02008384#ifdef CONFIG_DRM_I915_FBDEV
Chris Wilsond2dff872011-04-19 08:36:26 +01008385 struct drm_i915_private *dev_priv = dev->dev_private;
8386 struct drm_i915_gem_object *obj;
8387 struct drm_framebuffer *fb;
8388
Daniel Vetter4c0e5522014-02-14 16:35:54 +01008389 if (!dev_priv->fbdev)
8390 return NULL;
8391
8392 if (!dev_priv->fbdev->fb)
Chris Wilsond2dff872011-04-19 08:36:26 +01008393 return NULL;
8394
Jesse Barnes8bcd4552014-02-07 12:10:38 -08008395 obj = dev_priv->fbdev->fb->obj;
Daniel Vetter4c0e5522014-02-14 16:35:54 +01008396 BUG_ON(!obj);
Chris Wilsond2dff872011-04-19 08:36:26 +01008397
Jesse Barnes8bcd4552014-02-07 12:10:38 -08008398 fb = &dev_priv->fbdev->fb->base;
Ville Syrjälä01f2c772011-12-20 00:06:49 +02008399 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
8400 fb->bits_per_pixel))
Chris Wilsond2dff872011-04-19 08:36:26 +01008401 return NULL;
8402
Ville Syrjälä01f2c772011-12-20 00:06:49 +02008403 if (obj->base.size < mode->vdisplay * fb->pitches[0])
Chris Wilsond2dff872011-04-19 08:36:26 +01008404 return NULL;
8405
8406 return fb;
Daniel Vetter4520f532013-10-09 09:18:51 +02008407#else
8408 return NULL;
8409#endif
Chris Wilsond2dff872011-04-19 08:36:26 +01008410}
8411
Daniel Vetterd2434ab2012-08-12 21:20:10 +02008412bool intel_get_load_detect_pipe(struct drm_connector *connector,
Chris Wilson71731882011-04-19 23:10:58 +01008413 struct drm_display_mode *mode,
Rob Clark51fd3712013-11-19 12:10:12 -05008414 struct intel_load_detect_pipe *old,
8415 struct drm_modeset_acquire_ctx *ctx)
Jesse Barnes79e53942008-11-07 14:24:08 -08008416{
8417 struct intel_crtc *intel_crtc;
Daniel Vetterd2434ab2012-08-12 21:20:10 +02008418 struct intel_encoder *intel_encoder =
8419 intel_attached_encoder(connector);
Jesse Barnes79e53942008-11-07 14:24:08 -08008420 struct drm_crtc *possible_crtc;
Chris Wilson4ef69c72010-09-09 15:14:28 +01008421 struct drm_encoder *encoder = &intel_encoder->base;
Jesse Barnes79e53942008-11-07 14:24:08 -08008422 struct drm_crtc *crtc = NULL;
8423 struct drm_device *dev = encoder->dev;
Daniel Vetter94352cf2012-07-05 22:51:56 +02008424 struct drm_framebuffer *fb;
Rob Clark51fd3712013-11-19 12:10:12 -05008425 struct drm_mode_config *config = &dev->mode_config;
8426 int ret, i = -1;
Jesse Barnes79e53942008-11-07 14:24:08 -08008427
Chris Wilsond2dff872011-04-19 08:36:26 +01008428 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
Jani Nikulac23cc412014-06-03 14:56:17 +03008429 connector->base.id, connector->name,
Jani Nikula8e329a02014-06-03 14:56:21 +03008430 encoder->base.id, encoder->name);
Chris Wilsond2dff872011-04-19 08:36:26 +01008431
Rob Clark51fd3712013-11-19 12:10:12 -05008432 drm_modeset_acquire_init(ctx, 0);
8433
8434retry:
8435 ret = drm_modeset_lock(&config->connection_mutex, ctx);
8436 if (ret)
8437 goto fail_unlock;
Daniel Vetter6e9f7982014-05-29 23:54:47 +02008438
Jesse Barnes79e53942008-11-07 14:24:08 -08008439 /*
8440 * Algorithm gets a little messy:
Chris Wilson7a5e4802011-04-19 23:21:12 +01008441 *
Jesse Barnes79e53942008-11-07 14:24:08 -08008442 * - if the connector already has an assigned crtc, use it (but make
8443 * sure it's on first)
Chris Wilson7a5e4802011-04-19 23:21:12 +01008444 *
Jesse Barnes79e53942008-11-07 14:24:08 -08008445 * - try to find the first unused crtc that can drive this connector,
8446 * and use that if we find one
Jesse Barnes79e53942008-11-07 14:24:08 -08008447 */
8448
8449 /* See if we already have a CRTC for this connector */
8450 if (encoder->crtc) {
8451 crtc = encoder->crtc;
Chris Wilson8261b192011-04-19 23:18:09 +01008452
Rob Clark51fd3712013-11-19 12:10:12 -05008453 ret = drm_modeset_lock(&crtc->mutex, ctx);
8454 if (ret)
8455 goto fail_unlock;
Daniel Vetter7b240562012-12-12 00:35:33 +01008456
Daniel Vetter24218aa2012-08-12 19:27:11 +02008457 old->dpms_mode = connector->dpms;
Chris Wilson8261b192011-04-19 23:18:09 +01008458 old->load_detect_temp = false;
8459
8460 /* Make sure the crtc and connector are running */
Daniel Vetter24218aa2012-08-12 19:27:11 +02008461 if (connector->dpms != DRM_MODE_DPMS_ON)
8462 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
Chris Wilson8261b192011-04-19 23:18:09 +01008463
Chris Wilson71731882011-04-19 23:10:58 +01008464 return true;
Jesse Barnes79e53942008-11-07 14:24:08 -08008465 }
8466
8467 /* Find an unused one (if possible) */
Damien Lespiau70e1e0e2014-05-13 23:32:24 +01008468 for_each_crtc(dev, possible_crtc) {
Jesse Barnes79e53942008-11-07 14:24:08 -08008469 i++;
8470 if (!(encoder->possible_crtcs & (1 << i)))
8471 continue;
8472 if (!possible_crtc->enabled) {
8473 crtc = possible_crtc;
8474 break;
8475 }
Jesse Barnes79e53942008-11-07 14:24:08 -08008476 }
8477
8478 /*
8479 * If we didn't find an unused CRTC, don't use any.
8480 */
8481 if (!crtc) {
Chris Wilson71731882011-04-19 23:10:58 +01008482 DRM_DEBUG_KMS("no pipe available for load-detect\n");
Rob Clark51fd3712013-11-19 12:10:12 -05008483 goto fail_unlock;
Jesse Barnes79e53942008-11-07 14:24:08 -08008484 }
8485
Rob Clark51fd3712013-11-19 12:10:12 -05008486 ret = drm_modeset_lock(&crtc->mutex, ctx);
8487 if (ret)
8488 goto fail_unlock;
Daniel Vetterfc303102012-07-09 10:40:58 +02008489 intel_encoder->new_crtc = to_intel_crtc(crtc);
8490 to_intel_connector(connector)->new_encoder = intel_encoder;
Jesse Barnes79e53942008-11-07 14:24:08 -08008491
8492 intel_crtc = to_intel_crtc(crtc);
Ville Syrjälä412b61d2014-01-17 15:59:39 +02008493 intel_crtc->new_enabled = true;
8494 intel_crtc->new_config = &intel_crtc->config;
Daniel Vetter24218aa2012-08-12 19:27:11 +02008495 old->dpms_mode = connector->dpms;
Chris Wilson8261b192011-04-19 23:18:09 +01008496 old->load_detect_temp = true;
Chris Wilsond2dff872011-04-19 08:36:26 +01008497 old->release_fb = NULL;
Jesse Barnes79e53942008-11-07 14:24:08 -08008498
Chris Wilson64927112011-04-20 07:25:26 +01008499 if (!mode)
8500 mode = &load_detect_mode;
Jesse Barnes79e53942008-11-07 14:24:08 -08008501
Chris Wilsond2dff872011-04-19 08:36:26 +01008502 /* We need a framebuffer large enough to accommodate all accesses
8503 * that the plane may generate whilst we perform load detection.
8504 * We can not rely on the fbcon either being present (we get called
8505 * during its initialisation to detect all boot displays, or it may
8506 * not even exist) or that it is large enough to satisfy the
8507 * requested mode.
8508 */
Daniel Vetter94352cf2012-07-05 22:51:56 +02008509 fb = mode_fits_in_fbdev(dev, mode);
8510 if (fb == NULL) {
Chris Wilsond2dff872011-04-19 08:36:26 +01008511 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
Daniel Vetter94352cf2012-07-05 22:51:56 +02008512 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
8513 old->release_fb = fb;
Chris Wilsond2dff872011-04-19 08:36:26 +01008514 } else
8515 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
Daniel Vetter94352cf2012-07-05 22:51:56 +02008516 if (IS_ERR(fb)) {
Chris Wilsond2dff872011-04-19 08:36:26 +01008517 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
Ville Syrjälä412b61d2014-01-17 15:59:39 +02008518 goto fail;
Jesse Barnes79e53942008-11-07 14:24:08 -08008519 }
Chris Wilsond2dff872011-04-19 08:36:26 +01008520
Chris Wilsonc0c36b942012-12-19 16:08:43 +00008521 if (intel_set_mode(crtc, mode, 0, 0, fb)) {
Chris Wilson64927112011-04-20 07:25:26 +01008522 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
Chris Wilsond2dff872011-04-19 08:36:26 +01008523 if (old->release_fb)
8524 old->release_fb->funcs->destroy(old->release_fb);
Ville Syrjälä412b61d2014-01-17 15:59:39 +02008525 goto fail;
Jesse Barnes79e53942008-11-07 14:24:08 -08008526 }
Chris Wilson71731882011-04-19 23:10:58 +01008527
Jesse Barnes79e53942008-11-07 14:24:08 -08008528 /* let the connector get through one full cycle before testing */
Jesse Barnes9d0498a2010-08-18 13:20:54 -07008529 intel_wait_for_vblank(dev, intel_crtc->pipe);
Chris Wilson71731882011-04-19 23:10:58 +01008530 return true;
Ville Syrjälä412b61d2014-01-17 15:59:39 +02008531
8532 fail:
8533 intel_crtc->new_enabled = crtc->enabled;
8534 if (intel_crtc->new_enabled)
8535 intel_crtc->new_config = &intel_crtc->config;
8536 else
8537 intel_crtc->new_config = NULL;
Rob Clark51fd3712013-11-19 12:10:12 -05008538fail_unlock:
8539 if (ret == -EDEADLK) {
8540 drm_modeset_backoff(ctx);
8541 goto retry;
8542 }
8543
8544 drm_modeset_drop_locks(ctx);
8545 drm_modeset_acquire_fini(ctx);
Daniel Vetter6e9f7982014-05-29 23:54:47 +02008546
Ville Syrjälä412b61d2014-01-17 15:59:39 +02008547 return false;
Jesse Barnes79e53942008-11-07 14:24:08 -08008548}
8549
Daniel Vetterd2434ab2012-08-12 21:20:10 +02008550void intel_release_load_detect_pipe(struct drm_connector *connector,
Rob Clark51fd3712013-11-19 12:10:12 -05008551 struct intel_load_detect_pipe *old,
8552 struct drm_modeset_acquire_ctx *ctx)
Jesse Barnes79e53942008-11-07 14:24:08 -08008553{
Daniel Vetterd2434ab2012-08-12 21:20:10 +02008554 struct intel_encoder *intel_encoder =
8555 intel_attached_encoder(connector);
Chris Wilson4ef69c72010-09-09 15:14:28 +01008556 struct drm_encoder *encoder = &intel_encoder->base;
Daniel Vetter7b240562012-12-12 00:35:33 +01008557 struct drm_crtc *crtc = encoder->crtc;
Ville Syrjälä412b61d2014-01-17 15:59:39 +02008558 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Jesse Barnes79e53942008-11-07 14:24:08 -08008559
Chris Wilsond2dff872011-04-19 08:36:26 +01008560 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
Jani Nikulac23cc412014-06-03 14:56:17 +03008561 connector->base.id, connector->name,
Jani Nikula8e329a02014-06-03 14:56:21 +03008562 encoder->base.id, encoder->name);
Chris Wilsond2dff872011-04-19 08:36:26 +01008563
Chris Wilson8261b192011-04-19 23:18:09 +01008564 if (old->load_detect_temp) {
Daniel Vetterfc303102012-07-09 10:40:58 +02008565 to_intel_connector(connector)->new_encoder = NULL;
8566 intel_encoder->new_crtc = NULL;
Ville Syrjälä412b61d2014-01-17 15:59:39 +02008567 intel_crtc->new_enabled = false;
8568 intel_crtc->new_config = NULL;
Daniel Vetterfc303102012-07-09 10:40:58 +02008569 intel_set_mode(crtc, NULL, 0, 0, NULL);
Chris Wilsond2dff872011-04-19 08:36:26 +01008570
Daniel Vetter36206362012-12-10 20:42:17 +01008571 if (old->release_fb) {
8572 drm_framebuffer_unregister_private(old->release_fb);
8573 drm_framebuffer_unreference(old->release_fb);
8574 }
Chris Wilsond2dff872011-04-19 08:36:26 +01008575
Rob Clark51fd3712013-11-19 12:10:12 -05008576 goto unlock;
Chris Wilson0622a532011-04-21 09:32:11 +01008577 return;
Jesse Barnes79e53942008-11-07 14:24:08 -08008578 }
8579
Eric Anholtc751ce42010-03-25 11:48:48 -07008580 /* Switch crtc and encoder back off if necessary */
Daniel Vetter24218aa2012-08-12 19:27:11 +02008581 if (old->dpms_mode != DRM_MODE_DPMS_ON)
8582 connector->funcs->dpms(connector, old->dpms_mode);
Daniel Vetter7b240562012-12-12 00:35:33 +01008583
Rob Clark51fd3712013-11-19 12:10:12 -05008584unlock:
8585 drm_modeset_drop_locks(ctx);
8586 drm_modeset_acquire_fini(ctx);
Jesse Barnes79e53942008-11-07 14:24:08 -08008587}
8588
Ville Syrjäläda4a1ef2013-09-09 14:06:37 +03008589static int i9xx_pll_refclk(struct drm_device *dev,
8590 const struct intel_crtc_config *pipe_config)
8591{
8592 struct drm_i915_private *dev_priv = dev->dev_private;
8593 u32 dpll = pipe_config->dpll_hw_state.dpll;
8594
8595 if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN)
Ville Syrjäläe91e9412013-12-09 18:54:16 +02008596 return dev_priv->vbt.lvds_ssc_freq;
Ville Syrjäläda4a1ef2013-09-09 14:06:37 +03008597 else if (HAS_PCH_SPLIT(dev))
8598 return 120000;
8599 else if (!IS_GEN2(dev))
8600 return 96000;
8601 else
8602 return 48000;
8603}
8604
Jesse Barnes79e53942008-11-07 14:24:08 -08008605/* Returns the clock of the currently programmed mode of the given pipe. */
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008606static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
8607 struct intel_crtc_config *pipe_config)
Jesse Barnes79e53942008-11-07 14:24:08 -08008608{
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008609 struct drm_device *dev = crtc->base.dev;
Jesse Barnes79e53942008-11-07 14:24:08 -08008610 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008611 int pipe = pipe_config->cpu_transcoder;
Ville Syrjälä293623f2013-09-13 16:18:46 +03008612 u32 dpll = pipe_config->dpll_hw_state.dpll;
Jesse Barnes79e53942008-11-07 14:24:08 -08008613 u32 fp;
8614 intel_clock_t clock;
Ville Syrjäläda4a1ef2013-09-09 14:06:37 +03008615 int refclk = i9xx_pll_refclk(dev, pipe_config);
Jesse Barnes79e53942008-11-07 14:24:08 -08008616
8617 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
Ville Syrjälä293623f2013-09-13 16:18:46 +03008618 fp = pipe_config->dpll_hw_state.fp0;
Jesse Barnes79e53942008-11-07 14:24:08 -08008619 else
Ville Syrjälä293623f2013-09-13 16:18:46 +03008620 fp = pipe_config->dpll_hw_state.fp1;
Jesse Barnes79e53942008-11-07 14:24:08 -08008621
8622 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
Adam Jacksonf2b115e2009-12-03 17:14:42 -05008623 if (IS_PINEVIEW(dev)) {
8624 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
8625 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
Shaohua Li21778322009-02-23 15:19:16 +08008626 } else {
8627 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
8628 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
8629 }
8630
Chris Wilsona6c45cf2010-09-17 00:32:17 +01008631 if (!IS_GEN2(dev)) {
Adam Jacksonf2b115e2009-12-03 17:14:42 -05008632 if (IS_PINEVIEW(dev))
8633 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
8634 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
Shaohua Li21778322009-02-23 15:19:16 +08008635 else
8636 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
Jesse Barnes79e53942008-11-07 14:24:08 -08008637 DPLL_FPA01_P1_POST_DIV_SHIFT);
8638
8639 switch (dpll & DPLL_MODE_MASK) {
8640 case DPLLB_MODE_DAC_SERIAL:
8641 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
8642 5 : 10;
8643 break;
8644 case DPLLB_MODE_LVDS:
8645 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
8646 7 : 14;
8647 break;
8648 default:
Zhao Yakui28c97732009-10-09 11:39:41 +08008649 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
Jesse Barnes79e53942008-11-07 14:24:08 -08008650 "mode\n", (int)(dpll & DPLL_MODE_MASK));
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008651 return;
Jesse Barnes79e53942008-11-07 14:24:08 -08008652 }
8653
Daniel Vetterac58c3f2013-06-01 17:16:17 +02008654 if (IS_PINEVIEW(dev))
Ville Syrjäläda4a1ef2013-09-09 14:06:37 +03008655 pineview_clock(refclk, &clock);
Daniel Vetterac58c3f2013-06-01 17:16:17 +02008656 else
Ville Syrjäläda4a1ef2013-09-09 14:06:37 +03008657 i9xx_clock(refclk, &clock);
Jesse Barnes79e53942008-11-07 14:24:08 -08008658 } else {
Ville Syrjälä0fb58222014-01-10 14:06:46 +02008659 u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS);
Ville Syrjäläb1c560d2013-12-09 18:54:13 +02008660 bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN);
Jesse Barnes79e53942008-11-07 14:24:08 -08008661
8662 if (is_lvds) {
8663 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
8664 DPLL_FPA01_P1_POST_DIV_SHIFT);
Ville Syrjäläb1c560d2013-12-09 18:54:13 +02008665
8666 if (lvds & LVDS_CLKB_POWER_UP)
8667 clock.p2 = 7;
8668 else
8669 clock.p2 = 14;
Jesse Barnes79e53942008-11-07 14:24:08 -08008670 } else {
8671 if (dpll & PLL_P1_DIVIDE_BY_TWO)
8672 clock.p1 = 2;
8673 else {
8674 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
8675 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
8676 }
8677 if (dpll & PLL_P2_DIVIDE_BY_4)
8678 clock.p2 = 4;
8679 else
8680 clock.p2 = 2;
Jesse Barnes79e53942008-11-07 14:24:08 -08008681 }
Ville Syrjäläda4a1ef2013-09-09 14:06:37 +03008682
8683 i9xx_clock(refclk, &clock);
Jesse Barnes79e53942008-11-07 14:24:08 -08008684 }
8685
Ville Syrjälä18442d02013-09-13 16:00:08 +03008686 /*
8687 * This value includes pixel_multiplier. We will use
Damien Lespiau241bfc32013-09-25 16:45:37 +01008688 * port_clock to compute adjusted_mode.crtc_clock in the
Ville Syrjälä18442d02013-09-13 16:00:08 +03008689 * encoder's get_config() function.
8690 */
8691 pipe_config->port_clock = clock.dot;
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008692}
8693
Ville Syrjälä6878da02013-09-13 15:59:11 +03008694int intel_dotclock_calculate(int link_freq,
8695 const struct intel_link_m_n *m_n)
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008696{
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008697 /*
8698 * The calculation for the data clock is:
Ville Syrjälä1041a022013-09-06 23:28:58 +03008699 * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008700 * But we want to avoid losing precison if possible, so:
Ville Syrjälä1041a022013-09-06 23:28:58 +03008701 * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008702 *
8703 * and the link clock is simpler:
Ville Syrjälä1041a022013-09-06 23:28:58 +03008704 * link_clock = (m * link_clock) / n
Jesse Barnes79e53942008-11-07 14:24:08 -08008705 */
8706
Ville Syrjälä6878da02013-09-13 15:59:11 +03008707 if (!m_n->link_n)
8708 return 0;
8709
8710 return div_u64((u64)m_n->link_m * link_freq, m_n->link_n);
8711}
8712
Ville Syrjälä18442d02013-09-13 16:00:08 +03008713static void ironlake_pch_clock_get(struct intel_crtc *crtc,
8714 struct intel_crtc_config *pipe_config)
Ville Syrjälä6878da02013-09-13 15:59:11 +03008715{
8716 struct drm_device *dev = crtc->base.dev;
Ville Syrjälä18442d02013-09-13 16:00:08 +03008717
8718 /* read out port_clock from the DPLL */
8719 i9xx_crtc_clock_get(crtc, pipe_config);
Ville Syrjälä6878da02013-09-13 15:59:11 +03008720
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008721 /*
Ville Syrjälä18442d02013-09-13 16:00:08 +03008722 * This value does not include pixel_multiplier.
Damien Lespiau241bfc32013-09-25 16:45:37 +01008723 * We will check that port_clock and adjusted_mode.crtc_clock
Ville Syrjälä18442d02013-09-13 16:00:08 +03008724 * agree once we know their relationship in the encoder's
8725 * get_config() function.
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008726 */
Damien Lespiau241bfc32013-09-25 16:45:37 +01008727 pipe_config->adjusted_mode.crtc_clock =
Ville Syrjälä18442d02013-09-13 16:00:08 +03008728 intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000,
8729 &pipe_config->fdi_m_n);
Jesse Barnes79e53942008-11-07 14:24:08 -08008730}
8731
8732/** Returns the currently programmed mode of the given pipe. */
8733struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
8734 struct drm_crtc *crtc)
8735{
Jesse Barnes548f2452011-02-17 10:40:53 -08008736 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes79e53942008-11-07 14:24:08 -08008737 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetter3b117c82013-04-17 20:15:07 +02008738 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
Jesse Barnes79e53942008-11-07 14:24:08 -08008739 struct drm_display_mode *mode;
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008740 struct intel_crtc_config pipe_config;
Paulo Zanonife2b8f92012-10-23 18:30:02 -02008741 int htot = I915_READ(HTOTAL(cpu_transcoder));
8742 int hsync = I915_READ(HSYNC(cpu_transcoder));
8743 int vtot = I915_READ(VTOTAL(cpu_transcoder));
8744 int vsync = I915_READ(VSYNC(cpu_transcoder));
Ville Syrjälä293623f2013-09-13 16:18:46 +03008745 enum pipe pipe = intel_crtc->pipe;
Jesse Barnes79e53942008-11-07 14:24:08 -08008746
8747 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
8748 if (!mode)
8749 return NULL;
8750
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008751 /*
8752 * Construct a pipe_config sufficient for getting the clock info
8753 * back out of crtc_clock_get.
8754 *
8755 * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
8756 * to use a real value here instead.
8757 */
Ville Syrjälä293623f2013-09-13 16:18:46 +03008758 pipe_config.cpu_transcoder = (enum transcoder) pipe;
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008759 pipe_config.pixel_multiplier = 1;
Ville Syrjälä293623f2013-09-13 16:18:46 +03008760 pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe));
8761 pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe));
8762 pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe));
Jesse Barnesf1f644d2013-06-27 00:39:25 +03008763 i9xx_crtc_clock_get(intel_crtc, &pipe_config);
8764
Ville Syrjälä773ae032013-09-23 17:48:20 +03008765 mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier;
Jesse Barnes79e53942008-11-07 14:24:08 -08008766 mode->hdisplay = (htot & 0xffff) + 1;
8767 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
8768 mode->hsync_start = (hsync & 0xffff) + 1;
8769 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
8770 mode->vdisplay = (vtot & 0xffff) + 1;
8771 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
8772 mode->vsync_start = (vsync & 0xffff) + 1;
8773 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
8774
8775 drm_mode_set_name(mode);
Jesse Barnes79e53942008-11-07 14:24:08 -08008776
8777 return mode;
8778}
8779
Daniel Vettercc365132014-06-18 13:59:13 +02008780static void intel_increase_pllclock(struct drm_device *dev,
8781 enum pipe pipe)
Jesse Barnes652c3932009-08-17 13:31:43 -07008782{
Jani Nikulafbee40d2014-03-31 14:27:18 +03008783 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnesdbdc6472010-12-30 09:36:39 -08008784 int dpll_reg = DPLL(pipe);
8785 int dpll;
Jesse Barnes652c3932009-08-17 13:31:43 -07008786
Eric Anholtbad720f2009-10-22 16:11:14 -07008787 if (HAS_PCH_SPLIT(dev))
Jesse Barnes652c3932009-08-17 13:31:43 -07008788 return;
8789
8790 if (!dev_priv->lvds_downclock_avail)
8791 return;
8792
Jesse Barnesdbdc6472010-12-30 09:36:39 -08008793 dpll = I915_READ(dpll_reg);
Jesse Barnes652c3932009-08-17 13:31:43 -07008794 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
Zhao Yakui44d98a62009-10-09 11:39:40 +08008795 DRM_DEBUG_DRIVER("upclocking LVDS\n");
Jesse Barnes652c3932009-08-17 13:31:43 -07008796
Sean Paul8ac5a6d2012-02-13 13:14:51 -05008797 assert_panel_unlocked(dev_priv, pipe);
Jesse Barnes652c3932009-08-17 13:31:43 -07008798
8799 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
8800 I915_WRITE(dpll_reg, dpll);
Jesse Barnes9d0498a2010-08-18 13:20:54 -07008801 intel_wait_for_vblank(dev, pipe);
Jesse Barnesdbdc6472010-12-30 09:36:39 -08008802
Jesse Barnes652c3932009-08-17 13:31:43 -07008803 dpll = I915_READ(dpll_reg);
8804 if (dpll & DISPLAY_RATE_SELECT_FPA1)
Zhao Yakui44d98a62009-10-09 11:39:40 +08008805 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
Jesse Barnes652c3932009-08-17 13:31:43 -07008806 }
Jesse Barnes652c3932009-08-17 13:31:43 -07008807}
8808
8809static void intel_decrease_pllclock(struct drm_crtc *crtc)
8810{
8811 struct drm_device *dev = crtc->dev;
Jani Nikulafbee40d2014-03-31 14:27:18 +03008812 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes652c3932009-08-17 13:31:43 -07008813 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Jesse Barnes652c3932009-08-17 13:31:43 -07008814
Eric Anholtbad720f2009-10-22 16:11:14 -07008815 if (HAS_PCH_SPLIT(dev))
Jesse Barnes652c3932009-08-17 13:31:43 -07008816 return;
8817
8818 if (!dev_priv->lvds_downclock_avail)
8819 return;
8820
8821 /*
8822 * Since this is called by a timer, we should never get here in
8823 * the manual case.
8824 */
8825 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
Chris Wilson074b5e12012-05-02 12:07:06 +01008826 int pipe = intel_crtc->pipe;
8827 int dpll_reg = DPLL(pipe);
Daniel Vetterdc257cf2012-05-07 11:30:46 +02008828 int dpll;
Chris Wilson074b5e12012-05-02 12:07:06 +01008829
Zhao Yakui44d98a62009-10-09 11:39:40 +08008830 DRM_DEBUG_DRIVER("downclocking LVDS\n");
Jesse Barnes652c3932009-08-17 13:31:43 -07008831
Sean Paul8ac5a6d2012-02-13 13:14:51 -05008832 assert_panel_unlocked(dev_priv, pipe);
Jesse Barnes652c3932009-08-17 13:31:43 -07008833
Chris Wilson074b5e12012-05-02 12:07:06 +01008834 dpll = I915_READ(dpll_reg);
Jesse Barnes652c3932009-08-17 13:31:43 -07008835 dpll |= DISPLAY_RATE_SELECT_FPA1;
8836 I915_WRITE(dpll_reg, dpll);
Jesse Barnes9d0498a2010-08-18 13:20:54 -07008837 intel_wait_for_vblank(dev, pipe);
Jesse Barnes652c3932009-08-17 13:31:43 -07008838 dpll = I915_READ(dpll_reg);
8839 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
Zhao Yakui44d98a62009-10-09 11:39:40 +08008840 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
Jesse Barnes652c3932009-08-17 13:31:43 -07008841 }
8842
8843}
8844
Chris Wilsonf047e392012-07-21 12:31:41 +01008845void intel_mark_busy(struct drm_device *dev)
Jesse Barnes652c3932009-08-17 13:31:43 -07008846{
Paulo Zanonic67a4702013-08-19 13:18:09 -03008847 struct drm_i915_private *dev_priv = dev->dev_private;
8848
Chris Wilsonf62a0072014-02-21 17:55:39 +00008849 if (dev_priv->mm.busy)
8850 return;
8851
Paulo Zanoni43694d62014-03-07 20:08:08 -03008852 intel_runtime_pm_get(dev_priv);
Paulo Zanonic67a4702013-08-19 13:18:09 -03008853 i915_update_gfx_val(dev_priv);
Chris Wilsonf62a0072014-02-21 17:55:39 +00008854 dev_priv->mm.busy = true;
Chris Wilsonf047e392012-07-21 12:31:41 +01008855}
8856
8857void intel_mark_idle(struct drm_device *dev)
8858{
Paulo Zanonic67a4702013-08-19 13:18:09 -03008859 struct drm_i915_private *dev_priv = dev->dev_private;
Chris Wilson725a5b52013-01-08 11:02:57 +00008860 struct drm_crtc *crtc;
8861
Chris Wilsonf62a0072014-02-21 17:55:39 +00008862 if (!dev_priv->mm.busy)
8863 return;
8864
8865 dev_priv->mm.busy = false;
8866
Jani Nikulad330a952014-01-21 11:24:25 +02008867 if (!i915.powersave)
Paulo Zanonibb4cdd52014-02-21 13:52:19 -03008868 goto out;
Chris Wilson725a5b52013-01-08 11:02:57 +00008869
Damien Lespiau70e1e0e2014-05-13 23:32:24 +01008870 for_each_crtc(dev, crtc) {
Matt Roperf4510a22014-04-01 15:22:40 -07008871 if (!crtc->primary->fb)
Chris Wilson725a5b52013-01-08 11:02:57 +00008872 continue;
8873
8874 intel_decrease_pllclock(crtc);
8875 }
Chris Wilsonb29c19b2013-09-25 17:34:56 +01008876
Damien Lespiau3d13ef22014-02-07 19:12:47 +00008877 if (INTEL_INFO(dev)->gen >= 6)
Chris Wilsonb29c19b2013-09-25 17:34:56 +01008878 gen6_rps_idle(dev->dev_private);
Paulo Zanonibb4cdd52014-02-21 13:52:19 -03008879
8880out:
Paulo Zanoni43694d62014-03-07 20:08:08 -03008881 intel_runtime_pm_put(dev_priv);
Chris Wilsonf047e392012-07-21 12:31:41 +01008882}
8883
Rodrigo Vivi7c8f8a72014-06-13 05:10:03 -07008884
Daniel Vetterf99d7062014-06-19 16:01:59 +02008885/**
8886 * intel_mark_fb_busy - mark given planes as busy
8887 * @dev: DRM device
8888 * @frontbuffer_bits: bits for the affected planes
8889 * @ring: optional ring for asynchronous commands
8890 *
8891 * This function gets called every time the screen contents change. It can be
8892 * used to keep e.g. the update rate at the nominal refresh rate with DRRS.
8893 */
8894static void intel_mark_fb_busy(struct drm_device *dev,
8895 unsigned frontbuffer_bits,
8896 struct intel_engine_cs *ring)
Chris Wilsonf047e392012-07-21 12:31:41 +01008897{
Daniel Vettercc365132014-06-18 13:59:13 +02008898 enum pipe pipe;
Jesse Barnes652c3932009-08-17 13:31:43 -07008899
Jani Nikulad330a952014-01-21 11:24:25 +02008900 if (!i915.powersave)
Jesse Barnes652c3932009-08-17 13:31:43 -07008901 return;
8902
Daniel Vettercc365132014-06-18 13:59:13 +02008903 for_each_pipe(pipe) {
Daniel Vetterf99d7062014-06-19 16:01:59 +02008904 if (!(frontbuffer_bits & INTEL_FRONTBUFFER_ALL_MASK(pipe)))
Jesse Barnes652c3932009-08-17 13:31:43 -07008905 continue;
8906
Daniel Vettercc365132014-06-18 13:59:13 +02008907 intel_increase_pllclock(dev, pipe);
Chris Wilsonc65355b2013-06-06 16:53:41 -03008908 if (ring && intel_fbc_enabled(dev))
8909 ring->fbc_dirty = true;
Jesse Barnes652c3932009-08-17 13:31:43 -07008910 }
Jesse Barnes652c3932009-08-17 13:31:43 -07008911}
8912
Daniel Vetterf99d7062014-06-19 16:01:59 +02008913/**
8914 * intel_fb_obj_invalidate - invalidate frontbuffer object
8915 * @obj: GEM object to invalidate
8916 * @ring: set for asynchronous rendering
8917 *
8918 * This function gets called every time rendering on the given object starts and
8919 * frontbuffer caching (fbc, low refresh rate for DRRS, panel self refresh) must
8920 * be invalidated. If @ring is non-NULL any subsequent invalidation will be delayed
8921 * until the rendering completes or a flip on this frontbuffer plane is
8922 * scheduled.
8923 */
8924void intel_fb_obj_invalidate(struct drm_i915_gem_object *obj,
8925 struct intel_engine_cs *ring)
8926{
8927 struct drm_device *dev = obj->base.dev;
8928 struct drm_i915_private *dev_priv = dev->dev_private;
8929
8930 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
8931
8932 if (!obj->frontbuffer_bits)
8933 return;
8934
8935 if (ring) {
8936 mutex_lock(&dev_priv->fb_tracking.lock);
8937 dev_priv->fb_tracking.busy_bits
8938 |= obj->frontbuffer_bits;
8939 dev_priv->fb_tracking.flip_bits
8940 &= ~obj->frontbuffer_bits;
8941 mutex_unlock(&dev_priv->fb_tracking.lock);
8942 }
8943
8944 intel_mark_fb_busy(dev, obj->frontbuffer_bits, ring);
8945
Daniel Vetter9ca15302014-07-11 10:30:16 -07008946 intel_edp_psr_invalidate(dev, obj->frontbuffer_bits);
Daniel Vetterf99d7062014-06-19 16:01:59 +02008947}
8948
8949/**
8950 * intel_frontbuffer_flush - flush frontbuffer
8951 * @dev: DRM device
8952 * @frontbuffer_bits: frontbuffer plane tracking bits
8953 *
8954 * This function gets called every time rendering on the given planes has
8955 * completed and frontbuffer caching can be started again. Flushes will get
8956 * delayed if they're blocked by some oustanding asynchronous rendering.
8957 *
8958 * Can be called without any locks held.
8959 */
8960void intel_frontbuffer_flush(struct drm_device *dev,
8961 unsigned frontbuffer_bits)
8962{
8963 struct drm_i915_private *dev_priv = dev->dev_private;
8964
8965 /* Delay flushing when rings are still busy.*/
8966 mutex_lock(&dev_priv->fb_tracking.lock);
8967 frontbuffer_bits &= ~dev_priv->fb_tracking.busy_bits;
8968 mutex_unlock(&dev_priv->fb_tracking.lock);
8969
8970 intel_mark_fb_busy(dev, frontbuffer_bits, NULL);
8971
Daniel Vetter9ca15302014-07-11 10:30:16 -07008972 intel_edp_psr_flush(dev, frontbuffer_bits);
Daniel Vetterf99d7062014-06-19 16:01:59 +02008973}
8974
8975/**
8976 * intel_fb_obj_flush - flush frontbuffer object
8977 * @obj: GEM object to flush
8978 * @retire: set when retiring asynchronous rendering
8979 *
8980 * This function gets called every time rendering on the given object has
8981 * completed and frontbuffer caching can be started again. If @retire is true
8982 * then any delayed flushes will be unblocked.
8983 */
8984void intel_fb_obj_flush(struct drm_i915_gem_object *obj,
8985 bool retire)
8986{
8987 struct drm_device *dev = obj->base.dev;
8988 struct drm_i915_private *dev_priv = dev->dev_private;
8989 unsigned frontbuffer_bits;
8990
8991 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
8992
8993 if (!obj->frontbuffer_bits)
8994 return;
8995
8996 frontbuffer_bits = obj->frontbuffer_bits;
8997
8998 if (retire) {
8999 mutex_lock(&dev_priv->fb_tracking.lock);
9000 /* Filter out new bits since rendering started. */
9001 frontbuffer_bits &= dev_priv->fb_tracking.busy_bits;
9002
9003 dev_priv->fb_tracking.busy_bits &= ~frontbuffer_bits;
9004 mutex_unlock(&dev_priv->fb_tracking.lock);
9005 }
9006
9007 intel_frontbuffer_flush(dev, frontbuffer_bits);
9008}
9009
9010/**
9011 * intel_frontbuffer_flip_prepare - prepare asnychronous frontbuffer flip
9012 * @dev: DRM device
9013 * @frontbuffer_bits: frontbuffer plane tracking bits
9014 *
9015 * This function gets called after scheduling a flip on @obj. The actual
9016 * frontbuffer flushing will be delayed until completion is signalled with
9017 * intel_frontbuffer_flip_complete. If an invalidate happens in between this
9018 * flush will be cancelled.
9019 *
9020 * Can be called without any locks held.
9021 */
9022void intel_frontbuffer_flip_prepare(struct drm_device *dev,
9023 unsigned frontbuffer_bits)
9024{
9025 struct drm_i915_private *dev_priv = dev->dev_private;
9026
9027 mutex_lock(&dev_priv->fb_tracking.lock);
9028 dev_priv->fb_tracking.flip_bits
9029 |= frontbuffer_bits;
9030 mutex_unlock(&dev_priv->fb_tracking.lock);
9031}
9032
9033/**
9034 * intel_frontbuffer_flip_complete - complete asynchronous frontbuffer flush
9035 * @dev: DRM device
9036 * @frontbuffer_bits: frontbuffer plane tracking bits
9037 *
9038 * This function gets called after the flip has been latched and will complete
9039 * on the next vblank. It will execute the fush if it hasn't been cancalled yet.
9040 *
9041 * Can be called without any locks held.
9042 */
9043void intel_frontbuffer_flip_complete(struct drm_device *dev,
9044 unsigned frontbuffer_bits)
9045{
9046 struct drm_i915_private *dev_priv = dev->dev_private;
9047
9048 mutex_lock(&dev_priv->fb_tracking.lock);
9049 /* Mask any cancelled flips. */
9050 frontbuffer_bits &= dev_priv->fb_tracking.flip_bits;
9051 dev_priv->fb_tracking.flip_bits &= ~frontbuffer_bits;
9052 mutex_unlock(&dev_priv->fb_tracking.lock);
9053
9054 intel_frontbuffer_flush(dev, frontbuffer_bits);
9055}
9056
Jesse Barnes79e53942008-11-07 14:24:08 -08009057static void intel_crtc_destroy(struct drm_crtc *crtc)
9058{
9059 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vetter67e77c52010-08-20 22:26:30 +02009060 struct drm_device *dev = crtc->dev;
9061 struct intel_unpin_work *work;
9062 unsigned long flags;
9063
9064 spin_lock_irqsave(&dev->event_lock, flags);
9065 work = intel_crtc->unpin_work;
9066 intel_crtc->unpin_work = NULL;
9067 spin_unlock_irqrestore(&dev->event_lock, flags);
9068
9069 if (work) {
9070 cancel_work_sync(&work->work);
9071 kfree(work);
9072 }
Jesse Barnes79e53942008-11-07 14:24:08 -08009073
9074 drm_crtc_cleanup(crtc);
Daniel Vetter67e77c52010-08-20 22:26:30 +02009075
Jesse Barnes79e53942008-11-07 14:24:08 -08009076 kfree(intel_crtc);
9077}
9078
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009079static void intel_unpin_work_fn(struct work_struct *__work)
9080{
9081 struct intel_unpin_work *work =
9082 container_of(__work, struct intel_unpin_work, work);
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009083 struct drm_device *dev = work->crtc->dev;
Daniel Vetterf99d7062014-06-19 16:01:59 +02009084 enum pipe pipe = to_intel_crtc(work->crtc)->pipe;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009085
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009086 mutex_lock(&dev->struct_mutex);
Chris Wilson1690e1e2011-12-14 13:57:08 +01009087 intel_unpin_fb_obj(work->old_fb_obj);
Chris Wilson05394f32010-11-08 19:18:58 +00009088 drm_gem_object_unreference(&work->pending_flip_obj->base);
9089 drm_gem_object_unreference(&work->old_fb_obj->base);
Chris Wilsond9e86c02010-11-10 16:40:20 +00009090
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009091 intel_update_fbc(dev);
9092 mutex_unlock(&dev->struct_mutex);
9093
Daniel Vetterf99d7062014-06-19 16:01:59 +02009094 intel_frontbuffer_flip_complete(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
9095
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009096 BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0);
9097 atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count);
9098
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009099 kfree(work);
9100}
9101
Jesse Barnes1afe3e92010-03-26 10:35:20 -07009102static void do_intel_finish_page_flip(struct drm_device *dev,
Mario Kleiner49b14a52010-12-09 07:00:07 +01009103 struct drm_crtc *crtc)
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009104{
Jani Nikulafbee40d2014-03-31 14:27:18 +03009105 struct drm_i915_private *dev_priv = dev->dev_private;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009106 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9107 struct intel_unpin_work *work;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009108 unsigned long flags;
9109
9110 /* Ignore early vblank irqs */
9111 if (intel_crtc == NULL)
9112 return;
9113
9114 spin_lock_irqsave(&dev->event_lock, flags);
9115 work = intel_crtc->unpin_work;
Chris Wilsone7d841c2012-12-03 11:36:30 +00009116
9117 /* Ensure we don't miss a work->pending update ... */
9118 smp_rmb();
9119
9120 if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) {
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009121 spin_unlock_irqrestore(&dev->event_lock, flags);
9122 return;
9123 }
9124
Chris Wilsone7d841c2012-12-03 11:36:30 +00009125 /* and that the unpin work is consistent wrt ->pending. */
9126 smp_rmb();
9127
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009128 intel_crtc->unpin_work = NULL;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009129
Rob Clark45a066e2012-10-08 14:50:40 -05009130 if (work->event)
9131 drm_send_vblank_event(dev, intel_crtc->pipe, work->event);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009132
Daniel Vetter87b6b102014-05-15 15:33:46 +02009133 drm_crtc_vblank_put(crtc);
Mario Kleiner0af7e4d2010-12-08 04:07:19 +01009134
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009135 spin_unlock_irqrestore(&dev->event_lock, flags);
9136
Daniel Vetter2c10d572012-12-20 21:24:07 +01009137 wake_up_all(&dev_priv->pending_flip_queue);
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009138
9139 queue_work(dev_priv->wq, &work->work);
Jesse Barnese5510fa2010-07-01 16:48:37 -07009140
9141 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009142}
9143
Jesse Barnes1afe3e92010-03-26 10:35:20 -07009144void intel_finish_page_flip(struct drm_device *dev, int pipe)
9145{
Jani Nikulafbee40d2014-03-31 14:27:18 +03009146 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes1afe3e92010-03-26 10:35:20 -07009147 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
9148
Mario Kleiner49b14a52010-12-09 07:00:07 +01009149 do_intel_finish_page_flip(dev, crtc);
Jesse Barnes1afe3e92010-03-26 10:35:20 -07009150}
9151
9152void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
9153{
Jani Nikulafbee40d2014-03-31 14:27:18 +03009154 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes1afe3e92010-03-26 10:35:20 -07009155 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
9156
Mario Kleiner49b14a52010-12-09 07:00:07 +01009157 do_intel_finish_page_flip(dev, crtc);
Jesse Barnes1afe3e92010-03-26 10:35:20 -07009158}
9159
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009160/* Is 'a' after or equal to 'b'? */
9161static bool g4x_flip_count_after_eq(u32 a, u32 b)
9162{
9163 return !((a - b) & 0x80000000);
9164}
9165
9166static bool page_flip_finished(struct intel_crtc *crtc)
9167{
9168 struct drm_device *dev = crtc->base.dev;
9169 struct drm_i915_private *dev_priv = dev->dev_private;
9170
9171 /*
9172 * The relevant registers doen't exist on pre-ctg.
9173 * As the flip done interrupt doesn't trigger for mmio
9174 * flips on gmch platforms, a flip count check isn't
9175 * really needed there. But since ctg has the registers,
9176 * include it in the check anyway.
9177 */
9178 if (INTEL_INFO(dev)->gen < 5 && !IS_G4X(dev))
9179 return true;
9180
9181 /*
9182 * A DSPSURFLIVE check isn't enough in case the mmio and CS flips
9183 * used the same base address. In that case the mmio flip might
9184 * have completed, but the CS hasn't even executed the flip yet.
9185 *
9186 * A flip count check isn't enough as the CS might have updated
9187 * the base address just after start of vblank, but before we
9188 * managed to process the interrupt. This means we'd complete the
9189 * CS flip too soon.
9190 *
9191 * Combining both checks should get us a good enough result. It may
9192 * still happen that the CS flip has been executed, but has not
9193 * yet actually completed. But in case the base address is the same
9194 * anyway, we don't really care.
9195 */
9196 return (I915_READ(DSPSURFLIVE(crtc->plane)) & ~0xfff) ==
9197 crtc->unpin_work->gtt_offset &&
9198 g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_GM45(crtc->pipe)),
9199 crtc->unpin_work->flip_count);
9200}
9201
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009202void intel_prepare_page_flip(struct drm_device *dev, int plane)
9203{
Jani Nikulafbee40d2014-03-31 14:27:18 +03009204 struct drm_i915_private *dev_priv = dev->dev_private;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009205 struct intel_crtc *intel_crtc =
9206 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
9207 unsigned long flags;
9208
Chris Wilsone7d841c2012-12-03 11:36:30 +00009209 /* NB: An MMIO update of the plane base pointer will also
9210 * generate a page-flip completion irq, i.e. every modeset
9211 * is also accompanied by a spurious intel_prepare_page_flip().
9212 */
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009213 spin_lock_irqsave(&dev->event_lock, flags);
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009214 if (intel_crtc->unpin_work && page_flip_finished(intel_crtc))
Chris Wilsone7d841c2012-12-03 11:36:30 +00009215 atomic_inc_not_zero(&intel_crtc->unpin_work->pending);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009216 spin_unlock_irqrestore(&dev->event_lock, flags);
9217}
9218
Robin Schroereba905b2014-05-18 02:24:50 +02009219static inline void intel_mark_page_flip_active(struct intel_crtc *intel_crtc)
Chris Wilsone7d841c2012-12-03 11:36:30 +00009220{
9221 /* Ensure that the work item is consistent when activating it ... */
9222 smp_wmb();
9223 atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING);
9224 /* and that it is marked active as soon as the irq could fire. */
9225 smp_wmb();
9226}
9227
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009228static int intel_gen2_queue_flip(struct drm_device *dev,
9229 struct drm_crtc *crtc,
9230 struct drm_framebuffer *fb,
Keith Packarded8d1972013-07-22 18:49:58 -07009231 struct drm_i915_gem_object *obj,
Oscar Mateoa4872ba2014-05-22 14:13:33 +01009232 struct intel_engine_cs *ring,
Keith Packarded8d1972013-07-22 18:49:58 -07009233 uint32_t flags)
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009234{
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009235 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009236 u32 flip_mask;
9237 int ret;
9238
Daniel Vetter6d90c952012-04-26 23:28:05 +02009239 ret = intel_ring_begin(ring, 6);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009240 if (ret)
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009241 return ret;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009242
9243 /* Can't queue multiple flips, so wait for the previous
9244 * one to finish before executing the next.
9245 */
9246 if (intel_crtc->plane)
9247 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
9248 else
9249 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
Daniel Vetter6d90c952012-04-26 23:28:05 +02009250 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
9251 intel_ring_emit(ring, MI_NOOP);
9252 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9253 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9254 intel_ring_emit(ring, fb->pitches[0]);
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009255 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
Daniel Vetter6d90c952012-04-26 23:28:05 +02009256 intel_ring_emit(ring, 0); /* aux display base address, unused */
Chris Wilsone7d841c2012-12-03 11:36:30 +00009257
9258 intel_mark_page_flip_active(intel_crtc);
Chris Wilson09246732013-08-10 22:16:32 +01009259 __intel_ring_advance(ring);
Chris Wilson83d40922012-04-17 19:35:53 +01009260 return 0;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009261}
9262
9263static int intel_gen3_queue_flip(struct drm_device *dev,
9264 struct drm_crtc *crtc,
9265 struct drm_framebuffer *fb,
Keith Packarded8d1972013-07-22 18:49:58 -07009266 struct drm_i915_gem_object *obj,
Oscar Mateoa4872ba2014-05-22 14:13:33 +01009267 struct intel_engine_cs *ring,
Keith Packarded8d1972013-07-22 18:49:58 -07009268 uint32_t flags)
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009269{
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009270 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009271 u32 flip_mask;
9272 int ret;
9273
Daniel Vetter6d90c952012-04-26 23:28:05 +02009274 ret = intel_ring_begin(ring, 6);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009275 if (ret)
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009276 return ret;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009277
9278 if (intel_crtc->plane)
9279 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
9280 else
9281 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
Daniel Vetter6d90c952012-04-26 23:28:05 +02009282 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
9283 intel_ring_emit(ring, MI_NOOP);
9284 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
9285 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9286 intel_ring_emit(ring, fb->pitches[0]);
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009287 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
Daniel Vetter6d90c952012-04-26 23:28:05 +02009288 intel_ring_emit(ring, MI_NOOP);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009289
Chris Wilsone7d841c2012-12-03 11:36:30 +00009290 intel_mark_page_flip_active(intel_crtc);
Chris Wilson09246732013-08-10 22:16:32 +01009291 __intel_ring_advance(ring);
Chris Wilson83d40922012-04-17 19:35:53 +01009292 return 0;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009293}
9294
9295static int intel_gen4_queue_flip(struct drm_device *dev,
9296 struct drm_crtc *crtc,
9297 struct drm_framebuffer *fb,
Keith Packarded8d1972013-07-22 18:49:58 -07009298 struct drm_i915_gem_object *obj,
Oscar Mateoa4872ba2014-05-22 14:13:33 +01009299 struct intel_engine_cs *ring,
Keith Packarded8d1972013-07-22 18:49:58 -07009300 uint32_t flags)
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009301{
9302 struct drm_i915_private *dev_priv = dev->dev_private;
9303 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9304 uint32_t pf, pipesrc;
9305 int ret;
9306
Daniel Vetter6d90c952012-04-26 23:28:05 +02009307 ret = intel_ring_begin(ring, 4);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009308 if (ret)
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009309 return ret;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009310
9311 /* i965+ uses the linear or tiled offsets from the
9312 * Display Registers (which do not change across a page-flip)
9313 * so we need only reprogram the base address.
9314 */
Daniel Vetter6d90c952012-04-26 23:28:05 +02009315 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9316 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9317 intel_ring_emit(ring, fb->pitches[0]);
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009318 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset |
Daniel Vetterc2c75132012-07-05 12:17:30 +02009319 obj->tiling_mode);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009320
9321 /* XXX Enabling the panel-fitter across page-flip is so far
9322 * untested on non-native modes, so ignore it for now.
9323 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
9324 */
9325 pf = 0;
9326 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
Daniel Vetter6d90c952012-04-26 23:28:05 +02009327 intel_ring_emit(ring, pf | pipesrc);
Chris Wilsone7d841c2012-12-03 11:36:30 +00009328
9329 intel_mark_page_flip_active(intel_crtc);
Chris Wilson09246732013-08-10 22:16:32 +01009330 __intel_ring_advance(ring);
Chris Wilson83d40922012-04-17 19:35:53 +01009331 return 0;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009332}
9333
9334static int intel_gen6_queue_flip(struct drm_device *dev,
9335 struct drm_crtc *crtc,
9336 struct drm_framebuffer *fb,
Keith Packarded8d1972013-07-22 18:49:58 -07009337 struct drm_i915_gem_object *obj,
Oscar Mateoa4872ba2014-05-22 14:13:33 +01009338 struct intel_engine_cs *ring,
Keith Packarded8d1972013-07-22 18:49:58 -07009339 uint32_t flags)
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009340{
9341 struct drm_i915_private *dev_priv = dev->dev_private;
9342 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9343 uint32_t pf, pipesrc;
9344 int ret;
9345
Daniel Vetter6d90c952012-04-26 23:28:05 +02009346 ret = intel_ring_begin(ring, 4);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009347 if (ret)
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009348 return ret;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009349
Daniel Vetter6d90c952012-04-26 23:28:05 +02009350 intel_ring_emit(ring, MI_DISPLAY_FLIP |
9351 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
9352 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009353 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009354
Chris Wilson99d9acd2012-04-17 20:37:00 +01009355 /* Contrary to the suggestions in the documentation,
9356 * "Enable Panel Fitter" does not seem to be required when page
9357 * flipping with a non-native mode, and worse causes a normal
9358 * modeset to fail.
9359 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
9360 */
9361 pf = 0;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009362 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
Daniel Vetter6d90c952012-04-26 23:28:05 +02009363 intel_ring_emit(ring, pf | pipesrc);
Chris Wilsone7d841c2012-12-03 11:36:30 +00009364
9365 intel_mark_page_flip_active(intel_crtc);
Chris Wilson09246732013-08-10 22:16:32 +01009366 __intel_ring_advance(ring);
Chris Wilson83d40922012-04-17 19:35:53 +01009367 return 0;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009368}
9369
Jesse Barnes7c9017e2011-06-16 12:18:54 -07009370static int intel_gen7_queue_flip(struct drm_device *dev,
9371 struct drm_crtc *crtc,
9372 struct drm_framebuffer *fb,
Keith Packarded8d1972013-07-22 18:49:58 -07009373 struct drm_i915_gem_object *obj,
Oscar Mateoa4872ba2014-05-22 14:13:33 +01009374 struct intel_engine_cs *ring,
Keith Packarded8d1972013-07-22 18:49:58 -07009375 uint32_t flags)
Jesse Barnes7c9017e2011-06-16 12:18:54 -07009376{
Jesse Barnes7c9017e2011-06-16 12:18:54 -07009377 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vettercb05d8d2012-05-23 14:02:00 +02009378 uint32_t plane_bit = 0;
Chris Wilsonffe74d72013-08-26 20:58:12 +01009379 int len, ret;
9380
Robin Schroereba905b2014-05-18 02:24:50 +02009381 switch (intel_crtc->plane) {
Daniel Vettercb05d8d2012-05-23 14:02:00 +02009382 case PLANE_A:
9383 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
9384 break;
9385 case PLANE_B:
9386 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
9387 break;
9388 case PLANE_C:
9389 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
9390 break;
9391 default:
9392 WARN_ONCE(1, "unknown plane in flip command\n");
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009393 return -ENODEV;
Daniel Vettercb05d8d2012-05-23 14:02:00 +02009394 }
9395
Chris Wilsonffe74d72013-08-26 20:58:12 +01009396 len = 4;
Damien Lespiauf4768282014-04-07 20:24:34 +01009397 if (ring->id == RCS) {
Chris Wilsonffe74d72013-08-26 20:58:12 +01009398 len += 6;
Damien Lespiauf4768282014-04-07 20:24:34 +01009399 /*
9400 * On Gen 8, SRM is now taking an extra dword to accommodate
9401 * 48bits addresses, and we need a NOOP for the batch size to
9402 * stay even.
9403 */
9404 if (IS_GEN8(dev))
9405 len += 2;
9406 }
Chris Wilsonffe74d72013-08-26 20:58:12 +01009407
Ville Syrjäläf66fab82014-02-11 19:52:06 +02009408 /*
9409 * BSpec MI_DISPLAY_FLIP for IVB:
9410 * "The full packet must be contained within the same cache line."
9411 *
9412 * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same
9413 * cacheline, if we ever start emitting more commands before
9414 * the MI_DISPLAY_FLIP we may need to first emit everything else,
9415 * then do the cacheline alignment, and finally emit the
9416 * MI_DISPLAY_FLIP.
9417 */
9418 ret = intel_ring_cacheline_align(ring);
9419 if (ret)
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009420 return ret;
Ville Syrjäläf66fab82014-02-11 19:52:06 +02009421
Chris Wilsonffe74d72013-08-26 20:58:12 +01009422 ret = intel_ring_begin(ring, len);
Jesse Barnes7c9017e2011-06-16 12:18:54 -07009423 if (ret)
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009424 return ret;
Jesse Barnes7c9017e2011-06-16 12:18:54 -07009425
Chris Wilsonffe74d72013-08-26 20:58:12 +01009426 /* Unmask the flip-done completion message. Note that the bspec says that
9427 * we should do this for both the BCS and RCS, and that we must not unmask
9428 * more than one flip event at any time (or ensure that one flip message
9429 * can be sent by waiting for flip-done prior to queueing new flips).
9430 * Experimentation says that BCS works despite DERRMR masking all
9431 * flip-done completion events and that unmasking all planes at once
9432 * for the RCS also doesn't appear to drop events. Setting the DERRMR
9433 * to zero does lead to lockups within MI_DISPLAY_FLIP.
9434 */
9435 if (ring->id == RCS) {
9436 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1));
9437 intel_ring_emit(ring, DERRMR);
9438 intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE |
9439 DERRMR_PIPEB_PRI_FLIP_DONE |
9440 DERRMR_PIPEC_PRI_FLIP_DONE));
Damien Lespiauf4768282014-04-07 20:24:34 +01009441 if (IS_GEN8(dev))
9442 intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8(1) |
9443 MI_SRM_LRM_GLOBAL_GTT);
9444 else
9445 intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1) |
9446 MI_SRM_LRM_GLOBAL_GTT);
Chris Wilsonffe74d72013-08-26 20:58:12 +01009447 intel_ring_emit(ring, DERRMR);
9448 intel_ring_emit(ring, ring->scratch.gtt_offset + 256);
Damien Lespiauf4768282014-04-07 20:24:34 +01009449 if (IS_GEN8(dev)) {
9450 intel_ring_emit(ring, 0);
9451 intel_ring_emit(ring, MI_NOOP);
9452 }
Chris Wilsonffe74d72013-08-26 20:58:12 +01009453 }
9454
Daniel Vettercb05d8d2012-05-23 14:02:00 +02009455 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
Ville Syrjälä01f2c772011-12-20 00:06:49 +02009456 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009457 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
Jesse Barnes7c9017e2011-06-16 12:18:54 -07009458 intel_ring_emit(ring, (MI_NOOP));
Chris Wilsone7d841c2012-12-03 11:36:30 +00009459
9460 intel_mark_page_flip_active(intel_crtc);
Chris Wilson09246732013-08-10 22:16:32 +01009461 __intel_ring_advance(ring);
Chris Wilson83d40922012-04-17 19:35:53 +01009462 return 0;
Jesse Barnes7c9017e2011-06-16 12:18:54 -07009463}
9464
Sourab Gupta84c33a62014-06-02 16:47:17 +05309465static bool use_mmio_flip(struct intel_engine_cs *ring,
9466 struct drm_i915_gem_object *obj)
9467{
9468 /*
9469 * This is not being used for older platforms, because
9470 * non-availability of flip done interrupt forces us to use
9471 * CS flips. Older platforms derive flip done using some clever
9472 * tricks involving the flip_pending status bits and vblank irqs.
9473 * So using MMIO flips there would disrupt this mechanism.
9474 */
9475
Chris Wilson8e09bf82014-07-08 10:40:30 +01009476 if (ring == NULL)
9477 return true;
9478
Sourab Gupta84c33a62014-06-02 16:47:17 +05309479 if (INTEL_INFO(ring->dev)->gen < 5)
9480 return false;
9481
9482 if (i915.use_mmio_flip < 0)
9483 return false;
9484 else if (i915.use_mmio_flip > 0)
9485 return true;
9486 else
9487 return ring != obj->ring;
9488}
9489
9490static void intel_do_mmio_flip(struct intel_crtc *intel_crtc)
9491{
9492 struct drm_device *dev = intel_crtc->base.dev;
9493 struct drm_i915_private *dev_priv = dev->dev_private;
9494 struct intel_framebuffer *intel_fb =
9495 to_intel_framebuffer(intel_crtc->base.primary->fb);
9496 struct drm_i915_gem_object *obj = intel_fb->obj;
9497 u32 dspcntr;
9498 u32 reg;
9499
9500 intel_mark_page_flip_active(intel_crtc);
9501
9502 reg = DSPCNTR(intel_crtc->plane);
9503 dspcntr = I915_READ(reg);
9504
9505 if (INTEL_INFO(dev)->gen >= 4) {
9506 if (obj->tiling_mode != I915_TILING_NONE)
9507 dspcntr |= DISPPLANE_TILED;
9508 else
9509 dspcntr &= ~DISPPLANE_TILED;
9510 }
9511 I915_WRITE(reg, dspcntr);
9512
9513 I915_WRITE(DSPSURF(intel_crtc->plane),
9514 intel_crtc->unpin_work->gtt_offset);
9515 POSTING_READ(DSPSURF(intel_crtc->plane));
9516}
9517
9518static int intel_postpone_flip(struct drm_i915_gem_object *obj)
9519{
9520 struct intel_engine_cs *ring;
9521 int ret;
9522
9523 lockdep_assert_held(&obj->base.dev->struct_mutex);
9524
9525 if (!obj->last_write_seqno)
9526 return 0;
9527
9528 ring = obj->ring;
9529
9530 if (i915_seqno_passed(ring->get_seqno(ring, true),
9531 obj->last_write_seqno))
9532 return 0;
9533
9534 ret = i915_gem_check_olr(ring, obj->last_write_seqno);
9535 if (ret)
9536 return ret;
9537
9538 if (WARN_ON(!ring->irq_get(ring)))
9539 return 0;
9540
9541 return 1;
9542}
9543
9544void intel_notify_mmio_flip(struct intel_engine_cs *ring)
9545{
9546 struct drm_i915_private *dev_priv = to_i915(ring->dev);
9547 struct intel_crtc *intel_crtc;
9548 unsigned long irq_flags;
9549 u32 seqno;
9550
9551 seqno = ring->get_seqno(ring, false);
9552
9553 spin_lock_irqsave(&dev_priv->mmio_flip_lock, irq_flags);
9554 for_each_intel_crtc(ring->dev, intel_crtc) {
9555 struct intel_mmio_flip *mmio_flip;
9556
9557 mmio_flip = &intel_crtc->mmio_flip;
9558 if (mmio_flip->seqno == 0)
9559 continue;
9560
9561 if (ring->id != mmio_flip->ring_id)
9562 continue;
9563
9564 if (i915_seqno_passed(seqno, mmio_flip->seqno)) {
9565 intel_do_mmio_flip(intel_crtc);
9566 mmio_flip->seqno = 0;
9567 ring->irq_put(ring);
9568 }
9569 }
9570 spin_unlock_irqrestore(&dev_priv->mmio_flip_lock, irq_flags);
9571}
9572
9573static int intel_queue_mmio_flip(struct drm_device *dev,
9574 struct drm_crtc *crtc,
9575 struct drm_framebuffer *fb,
9576 struct drm_i915_gem_object *obj,
9577 struct intel_engine_cs *ring,
9578 uint32_t flags)
9579{
9580 struct drm_i915_private *dev_priv = dev->dev_private;
9581 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9582 unsigned long irq_flags;
9583 int ret;
9584
9585 if (WARN_ON(intel_crtc->mmio_flip.seqno))
9586 return -EBUSY;
9587
9588 ret = intel_postpone_flip(obj);
9589 if (ret < 0)
9590 return ret;
9591 if (ret == 0) {
9592 intel_do_mmio_flip(intel_crtc);
9593 return 0;
9594 }
9595
9596 spin_lock_irqsave(&dev_priv->mmio_flip_lock, irq_flags);
9597 intel_crtc->mmio_flip.seqno = obj->last_write_seqno;
9598 intel_crtc->mmio_flip.ring_id = obj->ring->id;
9599 spin_unlock_irqrestore(&dev_priv->mmio_flip_lock, irq_flags);
9600
9601 /*
9602 * Double check to catch cases where irq fired before
9603 * mmio flip data was ready
9604 */
9605 intel_notify_mmio_flip(obj->ring);
9606 return 0;
9607}
9608
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009609static int intel_default_queue_flip(struct drm_device *dev,
9610 struct drm_crtc *crtc,
9611 struct drm_framebuffer *fb,
Keith Packarded8d1972013-07-22 18:49:58 -07009612 struct drm_i915_gem_object *obj,
Oscar Mateoa4872ba2014-05-22 14:13:33 +01009613 struct intel_engine_cs *ring,
Keith Packarded8d1972013-07-22 18:49:58 -07009614 uint32_t flags)
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009615{
9616 return -ENODEV;
9617}
9618
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009619static int intel_crtc_page_flip(struct drm_crtc *crtc,
9620 struct drm_framebuffer *fb,
Keith Packarded8d1972013-07-22 18:49:58 -07009621 struct drm_pending_vblank_event *event,
9622 uint32_t page_flip_flags)
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009623{
9624 struct drm_device *dev = crtc->dev;
9625 struct drm_i915_private *dev_priv = dev->dev_private;
Matt Roperf4510a22014-04-01 15:22:40 -07009626 struct drm_framebuffer *old_fb = crtc->primary->fb;
Matt Roper2ff8fde2014-07-08 07:50:07 -07009627 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009628 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
Daniel Vettera071fa02014-06-18 23:28:09 +02009629 enum pipe pipe = intel_crtc->pipe;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009630 struct intel_unpin_work *work;
Oscar Mateoa4872ba2014-05-22 14:13:33 +01009631 struct intel_engine_cs *ring;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009632 unsigned long flags;
Chris Wilson52e68632010-08-08 10:15:59 +01009633 int ret;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009634
Matt Roper2ff8fde2014-07-08 07:50:07 -07009635 /*
9636 * drm_mode_page_flip_ioctl() should already catch this, but double
9637 * check to be safe. In the future we may enable pageflipping from
9638 * a disabled primary plane.
9639 */
9640 if (WARN_ON(intel_fb_obj(old_fb) == NULL))
9641 return -EBUSY;
9642
Ville Syrjäläe6a595d2012-05-24 21:08:59 +03009643 /* Can't change pixel format via MI display flips. */
Matt Roperf4510a22014-04-01 15:22:40 -07009644 if (fb->pixel_format != crtc->primary->fb->pixel_format)
Ville Syrjäläe6a595d2012-05-24 21:08:59 +03009645 return -EINVAL;
9646
9647 /*
9648 * TILEOFF/LINOFF registers can't be changed via MI display flips.
9649 * Note that pitch changes could also affect these register.
9650 */
9651 if (INTEL_INFO(dev)->gen > 3 &&
Matt Roperf4510a22014-04-01 15:22:40 -07009652 (fb->offsets[0] != crtc->primary->fb->offsets[0] ||
9653 fb->pitches[0] != crtc->primary->fb->pitches[0]))
Ville Syrjäläe6a595d2012-05-24 21:08:59 +03009654 return -EINVAL;
9655
Chris Wilsonf900db42014-02-20 09:26:13 +00009656 if (i915_terminally_wedged(&dev_priv->gpu_error))
9657 goto out_hang;
9658
Daniel Vetterb14c5672013-09-19 12:18:32 +02009659 work = kzalloc(sizeof(*work), GFP_KERNEL);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009660 if (work == NULL)
9661 return -ENOMEM;
9662
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009663 work->event = event;
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009664 work->crtc = crtc;
Matt Roper2ff8fde2014-07-08 07:50:07 -07009665 work->old_fb_obj = intel_fb_obj(old_fb);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009666 INIT_WORK(&work->work, intel_unpin_work_fn);
9667
Daniel Vetter87b6b102014-05-15 15:33:46 +02009668 ret = drm_crtc_vblank_get(crtc);
Jesse Barnes7317c75e62011-08-29 09:45:28 -07009669 if (ret)
9670 goto free_work;
9671
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009672 /* We borrow the event spin lock for protecting unpin_work */
9673 spin_lock_irqsave(&dev->event_lock, flags);
9674 if (intel_crtc->unpin_work) {
9675 spin_unlock_irqrestore(&dev->event_lock, flags);
9676 kfree(work);
Daniel Vetter87b6b102014-05-15 15:33:46 +02009677 drm_crtc_vblank_put(crtc);
Chris Wilson468f0b42010-05-27 13:18:13 +01009678
9679 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009680 return -EBUSY;
9681 }
9682 intel_crtc->unpin_work = work;
9683 spin_unlock_irqrestore(&dev->event_lock, flags);
9684
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009685 if (atomic_read(&intel_crtc->unpin_work_count) >= 2)
9686 flush_workqueue(dev_priv->wq);
9687
Chris Wilson79158102012-05-23 11:13:58 +01009688 ret = i915_mutex_lock_interruptible(dev);
9689 if (ret)
9690 goto cleanup;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009691
Jesse Barnes75dfca82010-02-10 15:09:44 -08009692 /* Reference the objects for the scheduled work. */
Chris Wilson05394f32010-11-08 19:18:58 +00009693 drm_gem_object_reference(&work->old_fb_obj->base);
9694 drm_gem_object_reference(&obj->base);
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009695
Matt Roperf4510a22014-04-01 15:22:40 -07009696 crtc->primary->fb = fb;
Chris Wilson96b099f2010-06-07 14:03:04 +01009697
Chris Wilsone1f99ce2010-10-27 12:45:26 +01009698 work->pending_flip_obj = obj;
Chris Wilsone1f99ce2010-10-27 12:45:26 +01009699
Simon Farnsworth4e5359c2010-09-01 17:47:52 +01009700 work->enable_stall_check = true;
9701
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009702 atomic_inc(&intel_crtc->unpin_work_count);
Ville Syrjälä10d83732013-01-29 18:13:34 +02009703 intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter);
Chris Wilsone1f99ce2010-10-27 12:45:26 +01009704
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009705 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev))
Daniel Vettera071fa02014-06-18 23:28:09 +02009706 work->flip_count = I915_READ(PIPE_FLIPCOUNT_GM45(pipe)) + 1;
Ville Syrjälä75f7f3e2014-04-15 21:41:34 +03009707
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009708 if (IS_VALLEYVIEW(dev)) {
9709 ring = &dev_priv->ring[BCS];
Chris Wilson8e09bf82014-07-08 10:40:30 +01009710 if (obj->tiling_mode != work->old_fb_obj->tiling_mode)
9711 /* vlv: DISPLAY_FLIP fails to change tiling */
9712 ring = NULL;
Chris Wilson2a92d5b2014-07-08 10:40:29 +01009713 } else if (IS_IVYBRIDGE(dev)) {
9714 ring = &dev_priv->ring[BCS];
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009715 } else if (INTEL_INFO(dev)->gen >= 7) {
9716 ring = obj->ring;
9717 if (ring == NULL || ring->id != RCS)
9718 ring = &dev_priv->ring[BCS];
9719 } else {
9720 ring = &dev_priv->ring[RCS];
9721 }
9722
9723 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009724 if (ret)
9725 goto cleanup_pending;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009726
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009727 work->gtt_offset =
9728 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset;
9729
Sourab Gupta84c33a62014-06-02 16:47:17 +05309730 if (use_mmio_flip(ring, obj))
9731 ret = intel_queue_mmio_flip(dev, crtc, fb, obj, ring,
9732 page_flip_flags);
9733 else
9734 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, ring,
9735 page_flip_flags);
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009736 if (ret)
9737 goto cleanup_unpin;
9738
Daniel Vettera071fa02014-06-18 23:28:09 +02009739 i915_gem_track_fb(work->old_fb_obj, obj,
9740 INTEL_FRONTBUFFER_PRIMARY(pipe));
9741
Chris Wilson7782de32011-07-08 12:22:41 +01009742 intel_disable_fbc(dev);
Daniel Vetterf99d7062014-06-19 16:01:59 +02009743 intel_frontbuffer_flip_prepare(dev, INTEL_FRONTBUFFER_PRIMARY(pipe));
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009744 mutex_unlock(&dev->struct_mutex);
9745
Jesse Barnese5510fa2010-07-01 16:48:37 -07009746 trace_i915_flip_request(intel_crtc->plane, obj);
9747
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009748 return 0;
Chris Wilson96b099f2010-06-07 14:03:04 +01009749
Ville Syrjälä4fa62c82014-04-15 21:41:38 +03009750cleanup_unpin:
9751 intel_unpin_fb_obj(obj);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -07009752cleanup_pending:
Chris Wilsonb4a98e52012-11-01 09:26:26 +00009753 atomic_dec(&intel_crtc->unpin_work_count);
Matt Roperf4510a22014-04-01 15:22:40 -07009754 crtc->primary->fb = old_fb;
Chris Wilson05394f32010-11-08 19:18:58 +00009755 drm_gem_object_unreference(&work->old_fb_obj->base);
9756 drm_gem_object_unreference(&obj->base);
Chris Wilson96b099f2010-06-07 14:03:04 +01009757 mutex_unlock(&dev->struct_mutex);
9758
Chris Wilson79158102012-05-23 11:13:58 +01009759cleanup:
Chris Wilson96b099f2010-06-07 14:03:04 +01009760 spin_lock_irqsave(&dev->event_lock, flags);
9761 intel_crtc->unpin_work = NULL;
9762 spin_unlock_irqrestore(&dev->event_lock, flags);
9763
Daniel Vetter87b6b102014-05-15 15:33:46 +02009764 drm_crtc_vblank_put(crtc);
Jesse Barnes7317c75e62011-08-29 09:45:28 -07009765free_work:
Chris Wilson96b099f2010-06-07 14:03:04 +01009766 kfree(work);
9767
Chris Wilsonf900db42014-02-20 09:26:13 +00009768 if (ret == -EIO) {
9769out_hang:
9770 intel_crtc_wait_for_pending_flips(crtc);
9771 ret = intel_pipe_set_base(crtc, crtc->x, crtc->y, fb);
9772 if (ret == 0 && event)
Daniel Vettera071fa02014-06-18 23:28:09 +02009773 drm_send_vblank_event(dev, pipe, event);
Chris Wilsonf900db42014-02-20 09:26:13 +00009774 }
Chris Wilson96b099f2010-06-07 14:03:04 +01009775 return ret;
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05009776}
9777
Chris Wilsonf6e5b162011-04-12 18:06:51 +01009778static struct drm_crtc_helper_funcs intel_helper_funcs = {
Chris Wilsonf6e5b162011-04-12 18:06:51 +01009779 .mode_set_base_atomic = intel_pipe_set_base_atomic,
9780 .load_lut = intel_crtc_load_lut,
Chris Wilsonf6e5b162011-04-12 18:06:51 +01009781};
9782
Daniel Vetter9a935852012-07-05 22:34:27 +02009783/**
9784 * intel_modeset_update_staged_output_state
9785 *
9786 * Updates the staged output configuration state, e.g. after we've read out the
9787 * current hw state.
9788 */
9789static void intel_modeset_update_staged_output_state(struct drm_device *dev)
9790{
Ville Syrjälä76688512014-01-10 11:28:06 +02009791 struct intel_crtc *crtc;
Daniel Vetter9a935852012-07-05 22:34:27 +02009792 struct intel_encoder *encoder;
9793 struct intel_connector *connector;
9794
9795 list_for_each_entry(connector, &dev->mode_config.connector_list,
9796 base.head) {
9797 connector->new_encoder =
9798 to_intel_encoder(connector->base.encoder);
9799 }
9800
9801 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
9802 base.head) {
9803 encoder->new_crtc =
9804 to_intel_crtc(encoder->base.crtc);
9805 }
Ville Syrjälä76688512014-01-10 11:28:06 +02009806
Damien Lespiaud3fcc802014-05-13 23:32:22 +01009807 for_each_intel_crtc(dev, crtc) {
Ville Syrjälä76688512014-01-10 11:28:06 +02009808 crtc->new_enabled = crtc->base.enabled;
Ville Syrjälä7bd0a8e2014-01-14 14:31:38 +02009809
9810 if (crtc->new_enabled)
9811 crtc->new_config = &crtc->config;
9812 else
9813 crtc->new_config = NULL;
Ville Syrjälä76688512014-01-10 11:28:06 +02009814 }
Daniel Vetter9a935852012-07-05 22:34:27 +02009815}
9816
9817/**
9818 * intel_modeset_commit_output_state
9819 *
9820 * This function copies the stage display pipe configuration to the real one.
9821 */
9822static void intel_modeset_commit_output_state(struct drm_device *dev)
9823{
Ville Syrjälä76688512014-01-10 11:28:06 +02009824 struct intel_crtc *crtc;
Daniel Vetter9a935852012-07-05 22:34:27 +02009825 struct intel_encoder *encoder;
9826 struct intel_connector *connector;
9827
9828 list_for_each_entry(connector, &dev->mode_config.connector_list,
9829 base.head) {
9830 connector->base.encoder = &connector->new_encoder->base;
9831 }
9832
9833 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
9834 base.head) {
9835 encoder->base.crtc = &encoder->new_crtc->base;
9836 }
Ville Syrjälä76688512014-01-10 11:28:06 +02009837
Damien Lespiaud3fcc802014-05-13 23:32:22 +01009838 for_each_intel_crtc(dev, crtc) {
Ville Syrjälä76688512014-01-10 11:28:06 +02009839 crtc->base.enabled = crtc->new_enabled;
9840 }
Daniel Vetter9a935852012-07-05 22:34:27 +02009841}
9842
Daniel Vetter050f7ae2013-06-02 13:26:23 +02009843static void
Robin Schroereba905b2014-05-18 02:24:50 +02009844connected_sink_compute_bpp(struct intel_connector *connector,
Daniel Vetter050f7ae2013-06-02 13:26:23 +02009845 struct intel_crtc_config *pipe_config)
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009846{
Daniel Vetter050f7ae2013-06-02 13:26:23 +02009847 int bpp = pipe_config->pipe_bpp;
9848
9849 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n",
9850 connector->base.base.id,
Jani Nikulac23cc412014-06-03 14:56:17 +03009851 connector->base.name);
Daniel Vetter050f7ae2013-06-02 13:26:23 +02009852
9853 /* Don't use an invalid EDID bpc value */
9854 if (connector->base.display_info.bpc &&
9855 connector->base.display_info.bpc * 3 < bpp) {
9856 DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n",
9857 bpp, connector->base.display_info.bpc*3);
9858 pipe_config->pipe_bpp = connector->base.display_info.bpc*3;
9859 }
9860
9861 /* Clamp bpp to 8 on screens without EDID 1.4 */
9862 if (connector->base.display_info.bpc == 0 && bpp > 24) {
9863 DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n",
9864 bpp);
9865 pipe_config->pipe_bpp = 24;
9866 }
9867}
9868
9869static int
9870compute_baseline_pipe_bpp(struct intel_crtc *crtc,
9871 struct drm_framebuffer *fb,
9872 struct intel_crtc_config *pipe_config)
9873{
9874 struct drm_device *dev = crtc->base.dev;
9875 struct intel_connector *connector;
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009876 int bpp;
9877
Daniel Vetterd42264b2013-03-28 16:38:08 +01009878 switch (fb->pixel_format) {
9879 case DRM_FORMAT_C8:
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009880 bpp = 8*3; /* since we go through a colormap */
9881 break;
Daniel Vetterd42264b2013-03-28 16:38:08 +01009882 case DRM_FORMAT_XRGB1555:
9883 case DRM_FORMAT_ARGB1555:
9884 /* checked in intel_framebuffer_init already */
9885 if (WARN_ON(INTEL_INFO(dev)->gen > 3))
9886 return -EINVAL;
9887 case DRM_FORMAT_RGB565:
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009888 bpp = 6*3; /* min is 18bpp */
9889 break;
Daniel Vetterd42264b2013-03-28 16:38:08 +01009890 case DRM_FORMAT_XBGR8888:
9891 case DRM_FORMAT_ABGR8888:
9892 /* checked in intel_framebuffer_init already */
9893 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
9894 return -EINVAL;
9895 case DRM_FORMAT_XRGB8888:
9896 case DRM_FORMAT_ARGB8888:
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009897 bpp = 8*3;
9898 break;
Daniel Vetterd42264b2013-03-28 16:38:08 +01009899 case DRM_FORMAT_XRGB2101010:
9900 case DRM_FORMAT_ARGB2101010:
9901 case DRM_FORMAT_XBGR2101010:
9902 case DRM_FORMAT_ABGR2101010:
9903 /* checked in intel_framebuffer_init already */
9904 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
Daniel Vetterbaba1332013-03-27 00:45:00 +01009905 return -EINVAL;
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009906 bpp = 10*3;
9907 break;
Daniel Vetterbaba1332013-03-27 00:45:00 +01009908 /* TODO: gen4+ supports 16 bpc floating point, too. */
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009909 default:
9910 DRM_DEBUG_KMS("unsupported depth\n");
9911 return -EINVAL;
9912 }
9913
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009914 pipe_config->pipe_bpp = bpp;
9915
9916 /* Clamp display bpp to EDID value */
9917 list_for_each_entry(connector, &dev->mode_config.connector_list,
Daniel Vetter050f7ae2013-06-02 13:26:23 +02009918 base.head) {
Daniel Vetter1b829e02013-06-02 13:26:24 +02009919 if (!connector->new_encoder ||
9920 connector->new_encoder->new_crtc != crtc)
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009921 continue;
9922
Daniel Vetter050f7ae2013-06-02 13:26:23 +02009923 connected_sink_compute_bpp(connector, pipe_config);
Daniel Vetter4e53c2e2013-03-27 00:44:58 +01009924 }
9925
9926 return bpp;
9927}
9928
Daniel Vetter644db712013-09-19 14:53:58 +02009929static void intel_dump_crtc_timings(const struct drm_display_mode *mode)
9930{
9931 DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, "
9932 "type: 0x%x flags: 0x%x\n",
Damien Lespiau13428302013-09-25 16:45:36 +01009933 mode->crtc_clock,
Daniel Vetter644db712013-09-19 14:53:58 +02009934 mode->crtc_hdisplay, mode->crtc_hsync_start,
9935 mode->crtc_hsync_end, mode->crtc_htotal,
9936 mode->crtc_vdisplay, mode->crtc_vsync_start,
9937 mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags);
9938}
9939
Daniel Vetterc0b03412013-05-28 12:05:54 +02009940static void intel_dump_pipe_config(struct intel_crtc *crtc,
9941 struct intel_crtc_config *pipe_config,
9942 const char *context)
9943{
9944 DRM_DEBUG_KMS("[CRTC:%d]%s config for pipe %c\n", crtc->base.base.id,
9945 context, pipe_name(crtc->pipe));
9946
9947 DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder));
9948 DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n",
9949 pipe_config->pipe_bpp, pipe_config->dither);
9950 DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
9951 pipe_config->has_pch_encoder,
9952 pipe_config->fdi_lanes,
9953 pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n,
9954 pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n,
9955 pipe_config->fdi_m_n.tu);
Ville Syrjäläeb14cb72013-09-10 17:02:54 +03009956 DRM_DEBUG_KMS("dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
9957 pipe_config->has_dp_encoder,
9958 pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n,
9959 pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n,
9960 pipe_config->dp_m_n.tu);
Daniel Vetterc0b03412013-05-28 12:05:54 +02009961 DRM_DEBUG_KMS("requested mode:\n");
9962 drm_mode_debug_printmodeline(&pipe_config->requested_mode);
9963 DRM_DEBUG_KMS("adjusted mode:\n");
9964 drm_mode_debug_printmodeline(&pipe_config->adjusted_mode);
Daniel Vetter644db712013-09-19 14:53:58 +02009965 intel_dump_crtc_timings(&pipe_config->adjusted_mode);
Ville Syrjäläd71b8d42013-09-06 23:29:08 +03009966 DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock);
Ville Syrjälä37327ab2013-09-04 18:25:28 +03009967 DRM_DEBUG_KMS("pipe src size: %dx%d\n",
9968 pipe_config->pipe_src_w, pipe_config->pipe_src_h);
Daniel Vetterc0b03412013-05-28 12:05:54 +02009969 DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n",
9970 pipe_config->gmch_pfit.control,
9971 pipe_config->gmch_pfit.pgm_ratios,
9972 pipe_config->gmch_pfit.lvds_border_bits);
Chris Wilsonfd4daa92013-08-27 17:04:17 +01009973 DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n",
Daniel Vetterc0b03412013-05-28 12:05:54 +02009974 pipe_config->pch_pfit.pos,
Chris Wilsonfd4daa92013-08-27 17:04:17 +01009975 pipe_config->pch_pfit.size,
9976 pipe_config->pch_pfit.enabled ? "enabled" : "disabled");
Paulo Zanoni42db64e2013-05-31 16:33:22 -03009977 DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled);
Ville Syrjäläcf532bb2013-09-04 18:30:02 +03009978 DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide);
Daniel Vetterc0b03412013-05-28 12:05:54 +02009979}
9980
Ville Syrjäläbc079e82014-03-03 16:15:28 +02009981static bool encoders_cloneable(const struct intel_encoder *a,
9982 const struct intel_encoder *b)
Daniel Vetteraccfc0c2013-05-30 15:04:25 +02009983{
Ville Syrjäläbc079e82014-03-03 16:15:28 +02009984 /* masks could be asymmetric, so check both ways */
9985 return a == b || (a->cloneable & (1 << b->type) &&
9986 b->cloneable & (1 << a->type));
9987}
Daniel Vetteraccfc0c2013-05-30 15:04:25 +02009988
Ville Syrjäläbc079e82014-03-03 16:15:28 +02009989static bool check_single_encoder_cloning(struct intel_crtc *crtc,
9990 struct intel_encoder *encoder)
9991{
9992 struct drm_device *dev = crtc->base.dev;
9993 struct intel_encoder *source_encoder;
9994
9995 list_for_each_entry(source_encoder,
9996 &dev->mode_config.encoder_list, base.head) {
9997 if (source_encoder->new_crtc != crtc)
Daniel Vetteraccfc0c2013-05-30 15:04:25 +02009998 continue;
9999
Ville Syrjäläbc079e82014-03-03 16:15:28 +020010000 if (!encoders_cloneable(encoder, source_encoder))
10001 return false;
Daniel Vetteraccfc0c2013-05-30 15:04:25 +020010002 }
10003
Ville Syrjäläbc079e82014-03-03 16:15:28 +020010004 return true;
10005}
10006
10007static bool check_encoder_cloning(struct intel_crtc *crtc)
10008{
10009 struct drm_device *dev = crtc->base.dev;
10010 struct intel_encoder *encoder;
10011
10012 list_for_each_entry(encoder,
10013 &dev->mode_config.encoder_list, base.head) {
10014 if (encoder->new_crtc != crtc)
10015 continue;
10016
10017 if (!check_single_encoder_cloning(crtc, encoder))
10018 return false;
10019 }
10020
10021 return true;
Daniel Vetteraccfc0c2013-05-30 15:04:25 +020010022}
10023
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010024static struct intel_crtc_config *
10025intel_modeset_pipe_config(struct drm_crtc *crtc,
Daniel Vetter4e53c2e2013-03-27 00:44:58 +010010026 struct drm_framebuffer *fb,
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010027 struct drm_display_mode *mode)
Daniel Vetter7758a112012-07-08 19:40:39 +020010028{
10029 struct drm_device *dev = crtc->dev;
Daniel Vetter7758a112012-07-08 19:40:39 +020010030 struct intel_encoder *encoder;
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010031 struct intel_crtc_config *pipe_config;
Daniel Vettere29c22c2013-02-21 00:00:16 +010010032 int plane_bpp, ret = -EINVAL;
10033 bool retry = true;
Daniel Vetter7758a112012-07-08 19:40:39 +020010034
Ville Syrjäläbc079e82014-03-03 16:15:28 +020010035 if (!check_encoder_cloning(to_intel_crtc(crtc))) {
Daniel Vetteraccfc0c2013-05-30 15:04:25 +020010036 DRM_DEBUG_KMS("rejecting invalid cloning configuration\n");
10037 return ERR_PTR(-EINVAL);
10038 }
10039
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010040 pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL);
10041 if (!pipe_config)
Daniel Vetter7758a112012-07-08 19:40:39 +020010042 return ERR_PTR(-ENOMEM);
10043
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010044 drm_mode_copy(&pipe_config->adjusted_mode, mode);
10045 drm_mode_copy(&pipe_config->requested_mode, mode);
Ville Syrjälä37327ab2013-09-04 18:25:28 +030010046
Daniel Vettere143a212013-07-04 12:01:15 +020010047 pipe_config->cpu_transcoder =
10048 (enum transcoder) to_intel_crtc(crtc)->pipe;
Daniel Vetterc0d43d62013-06-07 23:11:08 +020010049 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010050
Imre Deak2960bc92013-07-30 13:36:32 +030010051 /*
10052 * Sanitize sync polarity flags based on requested ones. If neither
10053 * positive or negative polarity is requested, treat this as meaning
10054 * negative polarity.
10055 */
10056 if (!(pipe_config->adjusted_mode.flags &
10057 (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC)))
10058 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC;
10059
10060 if (!(pipe_config->adjusted_mode.flags &
10061 (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC)))
10062 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC;
10063
Daniel Vetter050f7ae2013-06-02 13:26:23 +020010064 /* Compute a starting value for pipe_config->pipe_bpp taking the source
10065 * plane pixel format and any sink constraints into account. Returns the
10066 * source plane bpp so that dithering can be selected on mismatches
10067 * after encoders and crtc also have had their say. */
10068 plane_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc),
10069 fb, pipe_config);
Daniel Vetter4e53c2e2013-03-27 00:44:58 +010010070 if (plane_bpp < 0)
10071 goto fail;
10072
Ville Syrjäläe41a56b2013-10-01 22:52:14 +030010073 /*
10074 * Determine the real pipe dimensions. Note that stereo modes can
10075 * increase the actual pipe size due to the frame doubling and
10076 * insertion of additional space for blanks between the frame. This
10077 * is stored in the crtc timings. We use the requested mode to do this
10078 * computation to clearly distinguish it from the adjusted mode, which
10079 * can be changed by the connectors in the below retry loop.
10080 */
10081 drm_mode_set_crtcinfo(&pipe_config->requested_mode, CRTC_STEREO_DOUBLE);
10082 pipe_config->pipe_src_w = pipe_config->requested_mode.crtc_hdisplay;
10083 pipe_config->pipe_src_h = pipe_config->requested_mode.crtc_vdisplay;
10084
Daniel Vettere29c22c2013-02-21 00:00:16 +010010085encoder_retry:
Daniel Vetteref1b4602013-06-01 17:17:04 +020010086 /* Ensure the port clock defaults are reset when retrying. */
Daniel Vetterff9a6752013-06-01 17:16:21 +020010087 pipe_config->port_clock = 0;
Daniel Vetteref1b4602013-06-01 17:17:04 +020010088 pipe_config->pixel_multiplier = 1;
Daniel Vetterff9a6752013-06-01 17:16:21 +020010089
Daniel Vetter135c81b2013-07-21 21:37:09 +020010090 /* Fill in default crtc timings, allow encoders to overwrite them. */
Damien Lespiau6ce70f52013-09-25 16:45:38 +010010091 drm_mode_set_crtcinfo(&pipe_config->adjusted_mode, CRTC_STEREO_DOUBLE);
Daniel Vetter135c81b2013-07-21 21:37:09 +020010092
Daniel Vetter7758a112012-07-08 19:40:39 +020010093 /* Pass our mode to the connectors and the CRTC to give them a chance to
10094 * adjust it according to limitations or connector properties, and also
10095 * a chance to reject the mode entirely.
10096 */
10097 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10098 base.head) {
10099
10100 if (&encoder->new_crtc->base != crtc)
10101 continue;
Daniel Vetter7ae89232013-03-27 00:44:52 +010010102
Daniel Vetterefea6e82013-07-21 21:36:59 +020010103 if (!(encoder->compute_config(encoder, pipe_config))) {
10104 DRM_DEBUG_KMS("Encoder config failure\n");
Daniel Vetter7758a112012-07-08 19:40:39 +020010105 goto fail;
10106 }
10107 }
10108
Daniel Vetterff9a6752013-06-01 17:16:21 +020010109 /* Set default port clock if not overwritten by the encoder. Needs to be
10110 * done afterwards in case the encoder adjusts the mode. */
10111 if (!pipe_config->port_clock)
Damien Lespiau241bfc32013-09-25 16:45:37 +010010112 pipe_config->port_clock = pipe_config->adjusted_mode.crtc_clock
10113 * pipe_config->pixel_multiplier;
Daniel Vetterff9a6752013-06-01 17:16:21 +020010114
Daniel Vettera43f6e02013-06-07 23:10:32 +020010115 ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config);
Daniel Vettere29c22c2013-02-21 00:00:16 +010010116 if (ret < 0) {
Daniel Vetter7758a112012-07-08 19:40:39 +020010117 DRM_DEBUG_KMS("CRTC fixup failed\n");
10118 goto fail;
10119 }
Daniel Vettere29c22c2013-02-21 00:00:16 +010010120
10121 if (ret == RETRY) {
10122 if (WARN(!retry, "loop in pipe configuration computation\n")) {
10123 ret = -EINVAL;
10124 goto fail;
10125 }
10126
10127 DRM_DEBUG_KMS("CRTC bw constrained, retrying\n");
10128 retry = false;
10129 goto encoder_retry;
10130 }
10131
Daniel Vetter4e53c2e2013-03-27 00:44:58 +010010132 pipe_config->dither = pipe_config->pipe_bpp != plane_bpp;
10133 DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n",
10134 plane_bpp, pipe_config->pipe_bpp, pipe_config->dither);
10135
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010136 return pipe_config;
Daniel Vetter7758a112012-07-08 19:40:39 +020010137fail:
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010138 kfree(pipe_config);
Daniel Vettere29c22c2013-02-21 00:00:16 +010010139 return ERR_PTR(ret);
Daniel Vetter7758a112012-07-08 19:40:39 +020010140}
10141
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010142/* Computes which crtcs are affected and sets the relevant bits in the mask. For
10143 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
10144static void
10145intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
10146 unsigned *prepare_pipes, unsigned *disable_pipes)
10147{
10148 struct intel_crtc *intel_crtc;
10149 struct drm_device *dev = crtc->dev;
10150 struct intel_encoder *encoder;
10151 struct intel_connector *connector;
10152 struct drm_crtc *tmp_crtc;
10153
10154 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
10155
10156 /* Check which crtcs have changed outputs connected to them, these need
10157 * to be part of the prepare_pipes mask. We don't (yet) support global
10158 * modeset across multiple crtcs, so modeset_pipes will only have one
10159 * bit set at most. */
10160 list_for_each_entry(connector, &dev->mode_config.connector_list,
10161 base.head) {
10162 if (connector->base.encoder == &connector->new_encoder->base)
10163 continue;
10164
10165 if (connector->base.encoder) {
10166 tmp_crtc = connector->base.encoder->crtc;
10167
10168 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
10169 }
10170
10171 if (connector->new_encoder)
10172 *prepare_pipes |=
10173 1 << connector->new_encoder->new_crtc->pipe;
10174 }
10175
10176 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10177 base.head) {
10178 if (encoder->base.crtc == &encoder->new_crtc->base)
10179 continue;
10180
10181 if (encoder->base.crtc) {
10182 tmp_crtc = encoder->base.crtc;
10183
10184 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
10185 }
10186
10187 if (encoder->new_crtc)
10188 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
10189 }
10190
Ville Syrjälä76688512014-01-10 11:28:06 +020010191 /* Check for pipes that will be enabled/disabled ... */
Damien Lespiaud3fcc802014-05-13 23:32:22 +010010192 for_each_intel_crtc(dev, intel_crtc) {
Ville Syrjälä76688512014-01-10 11:28:06 +020010193 if (intel_crtc->base.enabled == intel_crtc->new_enabled)
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010194 continue;
10195
Ville Syrjälä76688512014-01-10 11:28:06 +020010196 if (!intel_crtc->new_enabled)
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010197 *disable_pipes |= 1 << intel_crtc->pipe;
Ville Syrjälä76688512014-01-10 11:28:06 +020010198 else
10199 *prepare_pipes |= 1 << intel_crtc->pipe;
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010200 }
10201
10202
10203 /* set_mode is also used to update properties on life display pipes. */
10204 intel_crtc = to_intel_crtc(crtc);
Ville Syrjälä76688512014-01-10 11:28:06 +020010205 if (intel_crtc->new_enabled)
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010206 *prepare_pipes |= 1 << intel_crtc->pipe;
10207
Daniel Vetterb6c51642013-04-12 18:48:43 +020010208 /*
10209 * For simplicity do a full modeset on any pipe where the output routing
10210 * changed. We could be more clever, but that would require us to be
10211 * more careful with calling the relevant encoder->mode_set functions.
10212 */
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010213 if (*prepare_pipes)
10214 *modeset_pipes = *prepare_pipes;
10215
10216 /* ... and mask these out. */
10217 *modeset_pipes &= ~(*disable_pipes);
10218 *prepare_pipes &= ~(*disable_pipes);
Daniel Vetterb6c51642013-04-12 18:48:43 +020010219
10220 /*
10221 * HACK: We don't (yet) fully support global modesets. intel_set_config
10222 * obies this rule, but the modeset restore mode of
10223 * intel_modeset_setup_hw_state does not.
10224 */
10225 *modeset_pipes &= 1 << intel_crtc->pipe;
10226 *prepare_pipes &= 1 << intel_crtc->pipe;
Daniel Vettere3641d32013-04-11 19:49:07 +020010227
10228 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
10229 *modeset_pipes, *prepare_pipes, *disable_pipes);
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010230}
10231
Daniel Vetterea9d7582012-07-10 10:42:52 +020010232static bool intel_crtc_in_use(struct drm_crtc *crtc)
10233{
10234 struct drm_encoder *encoder;
10235 struct drm_device *dev = crtc->dev;
10236
10237 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
10238 if (encoder->crtc == crtc)
10239 return true;
10240
10241 return false;
10242}
10243
10244static void
10245intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
10246{
10247 struct intel_encoder *intel_encoder;
10248 struct intel_crtc *intel_crtc;
10249 struct drm_connector *connector;
10250
10251 list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list,
10252 base.head) {
10253 if (!intel_encoder->base.crtc)
10254 continue;
10255
10256 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
10257
10258 if (prepare_pipes & (1 << intel_crtc->pipe))
10259 intel_encoder->connectors_active = false;
10260 }
10261
10262 intel_modeset_commit_output_state(dev);
10263
Ville Syrjälä76688512014-01-10 11:28:06 +020010264 /* Double check state. */
Damien Lespiaud3fcc802014-05-13 23:32:22 +010010265 for_each_intel_crtc(dev, intel_crtc) {
Ville Syrjälä76688512014-01-10 11:28:06 +020010266 WARN_ON(intel_crtc->base.enabled != intel_crtc_in_use(&intel_crtc->base));
Ville Syrjälä7bd0a8e2014-01-14 14:31:38 +020010267 WARN_ON(intel_crtc->new_config &&
10268 intel_crtc->new_config != &intel_crtc->config);
10269 WARN_ON(intel_crtc->base.enabled != !!intel_crtc->new_config);
Daniel Vetterea9d7582012-07-10 10:42:52 +020010270 }
10271
10272 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
10273 if (!connector->encoder || !connector->encoder->crtc)
10274 continue;
10275
10276 intel_crtc = to_intel_crtc(connector->encoder->crtc);
10277
10278 if (prepare_pipes & (1 << intel_crtc->pipe)) {
Daniel Vetter68d34722012-09-06 22:08:35 +020010279 struct drm_property *dpms_property =
10280 dev->mode_config.dpms_property;
10281
Daniel Vetterea9d7582012-07-10 10:42:52 +020010282 connector->dpms = DRM_MODE_DPMS_ON;
Rob Clark662595d2012-10-11 20:36:04 -050010283 drm_object_property_set_value(&connector->base,
Daniel Vetter68d34722012-09-06 22:08:35 +020010284 dpms_property,
10285 DRM_MODE_DPMS_ON);
Daniel Vetterea9d7582012-07-10 10:42:52 +020010286
10287 intel_encoder = to_intel_encoder(connector->encoder);
10288 intel_encoder->connectors_active = true;
10289 }
10290 }
10291
10292}
10293
Ville Syrjälä3bd26262013-09-06 23:29:02 +030010294static bool intel_fuzzy_clock_check(int clock1, int clock2)
Jesse Barnesf1f644d2013-06-27 00:39:25 +030010295{
Ville Syrjälä3bd26262013-09-06 23:29:02 +030010296 int diff;
Jesse Barnesf1f644d2013-06-27 00:39:25 +030010297
10298 if (clock1 == clock2)
10299 return true;
10300
10301 if (!clock1 || !clock2)
10302 return false;
10303
10304 diff = abs(clock1 - clock2);
10305
10306 if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105)
10307 return true;
10308
10309 return false;
10310}
10311
Daniel Vetter25c5b262012-07-08 22:08:04 +020010312#define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
10313 list_for_each_entry((intel_crtc), \
10314 &(dev)->mode_config.crtc_list, \
10315 base.head) \
Daniel Vetter0973f182013-04-19 11:25:33 +020010316 if (mask & (1 <<(intel_crtc)->pipe))
Daniel Vetter25c5b262012-07-08 22:08:04 +020010317
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010010318static bool
Daniel Vetter2fa2fe92013-05-07 23:34:16 +020010319intel_pipe_config_compare(struct drm_device *dev,
10320 struct intel_crtc_config *current_config,
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010010321 struct intel_crtc_config *pipe_config)
10322{
Daniel Vetter66e985c2013-06-05 13:34:20 +020010323#define PIPE_CONF_CHECK_X(name) \
10324 if (current_config->name != pipe_config->name) { \
10325 DRM_ERROR("mismatch in " #name " " \
10326 "(expected 0x%08x, found 0x%08x)\n", \
10327 current_config->name, \
10328 pipe_config->name); \
10329 return false; \
10330 }
10331
Daniel Vetter08a24032013-04-19 11:25:34 +020010332#define PIPE_CONF_CHECK_I(name) \
10333 if (current_config->name != pipe_config->name) { \
10334 DRM_ERROR("mismatch in " #name " " \
10335 "(expected %i, found %i)\n", \
10336 current_config->name, \
10337 pipe_config->name); \
10338 return false; \
Daniel Vetter88adfff2013-03-28 10:42:01 +010010339 }
10340
Daniel Vetter1bd1bd82013-04-29 21:56:12 +020010341#define PIPE_CONF_CHECK_FLAGS(name, mask) \
10342 if ((current_config->name ^ pipe_config->name) & (mask)) { \
Jesse Barnes6f024882013-07-01 10:19:09 -070010343 DRM_ERROR("mismatch in " #name "(" #mask ") " \
Daniel Vetter1bd1bd82013-04-29 21:56:12 +020010344 "(expected %i, found %i)\n", \
10345 current_config->name & (mask), \
10346 pipe_config->name & (mask)); \
10347 return false; \
10348 }
10349
Ville Syrjälä5e550652013-09-06 23:29:07 +030010350#define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \
10351 if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \
10352 DRM_ERROR("mismatch in " #name " " \
10353 "(expected %i, found %i)\n", \
10354 current_config->name, \
10355 pipe_config->name); \
10356 return false; \
10357 }
10358
Daniel Vetterbb760062013-06-06 14:55:52 +020010359#define PIPE_CONF_QUIRK(quirk) \
10360 ((current_config->quirks | pipe_config->quirks) & (quirk))
10361
Daniel Vettereccb1402013-05-22 00:50:22 +020010362 PIPE_CONF_CHECK_I(cpu_transcoder);
10363
Daniel Vetter08a24032013-04-19 11:25:34 +020010364 PIPE_CONF_CHECK_I(has_pch_encoder);
10365 PIPE_CONF_CHECK_I(fdi_lanes);
Daniel Vetter72419202013-04-04 13:28:53 +020010366 PIPE_CONF_CHECK_I(fdi_m_n.gmch_m);
10367 PIPE_CONF_CHECK_I(fdi_m_n.gmch_n);
10368 PIPE_CONF_CHECK_I(fdi_m_n.link_m);
10369 PIPE_CONF_CHECK_I(fdi_m_n.link_n);
10370 PIPE_CONF_CHECK_I(fdi_m_n.tu);
Daniel Vetter08a24032013-04-19 11:25:34 +020010371
Ville Syrjäläeb14cb72013-09-10 17:02:54 +030010372 PIPE_CONF_CHECK_I(has_dp_encoder);
10373 PIPE_CONF_CHECK_I(dp_m_n.gmch_m);
10374 PIPE_CONF_CHECK_I(dp_m_n.gmch_n);
10375 PIPE_CONF_CHECK_I(dp_m_n.link_m);
10376 PIPE_CONF_CHECK_I(dp_m_n.link_n);
10377 PIPE_CONF_CHECK_I(dp_m_n.tu);
10378
Daniel Vetter1bd1bd82013-04-29 21:56:12 +020010379 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hdisplay);
10380 PIPE_CONF_CHECK_I(adjusted_mode.crtc_htotal);
10381 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_start);
10382 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_end);
10383 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_start);
10384 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_end);
10385
10386 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vdisplay);
10387 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vtotal);
10388 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_start);
10389 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_end);
10390 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_start);
10391 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_end);
10392
Daniel Vetterc93f54c2013-06-27 19:47:19 +020010393 PIPE_CONF_CHECK_I(pixel_multiplier);
Daniel Vetter6897b4b2014-04-24 23:54:47 +020010394 PIPE_CONF_CHECK_I(has_hdmi_sink);
Daniel Vetterb5a9fa02014-04-24 23:54:49 +020010395 if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) ||
10396 IS_VALLEYVIEW(dev))
10397 PIPE_CONF_CHECK_I(limited_color_range);
Daniel Vetter6c49f242013-06-06 12:45:25 +020010398
Daniel Vetter9ed109a2014-04-24 23:54:52 +020010399 PIPE_CONF_CHECK_I(has_audio);
10400
Daniel Vetter1bd1bd82013-04-29 21:56:12 +020010401 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10402 DRM_MODE_FLAG_INTERLACE);
10403
Daniel Vetterbb760062013-06-06 14:55:52 +020010404 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) {
10405 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10406 DRM_MODE_FLAG_PHSYNC);
10407 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10408 DRM_MODE_FLAG_NHSYNC);
10409 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10410 DRM_MODE_FLAG_PVSYNC);
10411 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
10412 DRM_MODE_FLAG_NVSYNC);
10413 }
Jesse Barnes045ac3b2013-05-14 17:08:26 -070010414
Ville Syrjälä37327ab2013-09-04 18:25:28 +030010415 PIPE_CONF_CHECK_I(pipe_src_w);
10416 PIPE_CONF_CHECK_I(pipe_src_h);
Daniel Vetter1bd1bd82013-04-29 21:56:12 +020010417
Daniel Vetter99535992014-04-13 12:00:33 +020010418 /*
10419 * FIXME: BIOS likes to set up a cloned config with lvds+external
10420 * screen. Since we don't yet re-compute the pipe config when moving
10421 * just the lvds port away to another pipe the sw tracking won't match.
10422 *
10423 * Proper atomic modesets with recomputed global state will fix this.
10424 * Until then just don't check gmch state for inherited modes.
10425 */
10426 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_INHERITED_MODE)) {
10427 PIPE_CONF_CHECK_I(gmch_pfit.control);
10428 /* pfit ratios are autocomputed by the hw on gen4+ */
10429 if (INTEL_INFO(dev)->gen < 4)
10430 PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios);
10431 PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits);
10432 }
10433
Chris Wilsonfd4daa92013-08-27 17:04:17 +010010434 PIPE_CONF_CHECK_I(pch_pfit.enabled);
10435 if (current_config->pch_pfit.enabled) {
10436 PIPE_CONF_CHECK_I(pch_pfit.pos);
10437 PIPE_CONF_CHECK_I(pch_pfit.size);
10438 }
Daniel Vetter2fa2fe92013-05-07 23:34:16 +020010439
Jesse Barnese59150d2014-01-07 13:30:45 -080010440 /* BDW+ don't expose a synchronous way to read the state */
10441 if (IS_HASWELL(dev))
10442 PIPE_CONF_CHECK_I(ips_enabled);
Paulo Zanoni42db64e2013-05-31 16:33:22 -030010443
Ville Syrjälä282740f2013-09-04 18:30:03 +030010444 PIPE_CONF_CHECK_I(double_wide);
10445
Daniel Vetter26804af2014-06-25 22:01:55 +030010446 PIPE_CONF_CHECK_X(ddi_pll_sel);
10447
Daniel Vetterc0d43d62013-06-07 23:11:08 +020010448 PIPE_CONF_CHECK_I(shared_dpll);
Daniel Vetter66e985c2013-06-05 13:34:20 +020010449 PIPE_CONF_CHECK_X(dpll_hw_state.dpll);
Daniel Vetter8bcc2792013-06-05 13:34:28 +020010450 PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md);
Daniel Vetter66e985c2013-06-05 13:34:20 +020010451 PIPE_CONF_CHECK_X(dpll_hw_state.fp0);
10452 PIPE_CONF_CHECK_X(dpll_hw_state.fp1);
Daniel Vetterd452c5b2014-07-04 11:27:39 -030010453 PIPE_CONF_CHECK_X(dpll_hw_state.wrpll);
Daniel Vetterc0d43d62013-06-07 23:11:08 +020010454
Ville Syrjälä42571ae2013-09-06 23:29:00 +030010455 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5)
10456 PIPE_CONF_CHECK_I(pipe_bpp);
10457
Jesse Barnesa9a7e982014-01-20 14:18:04 -080010458 PIPE_CONF_CHECK_CLOCK_FUZZY(adjusted_mode.crtc_clock);
10459 PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock);
Ville Syrjälä5e550652013-09-06 23:29:07 +030010460
Daniel Vetter66e985c2013-06-05 13:34:20 +020010461#undef PIPE_CONF_CHECK_X
Daniel Vetter08a24032013-04-19 11:25:34 +020010462#undef PIPE_CONF_CHECK_I
Daniel Vetter1bd1bd82013-04-29 21:56:12 +020010463#undef PIPE_CONF_CHECK_FLAGS
Ville Syrjälä5e550652013-09-06 23:29:07 +030010464#undef PIPE_CONF_CHECK_CLOCK_FUZZY
Daniel Vetterbb760062013-06-06 14:55:52 +020010465#undef PIPE_CONF_QUIRK
Daniel Vetter627eb5a2013-04-29 19:33:42 +020010466
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010010467 return true;
10468}
10469
Daniel Vetter91d1b4b2013-06-05 13:34:18 +020010470static void
10471check_connector_state(struct drm_device *dev)
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010472{
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010473 struct intel_connector *connector;
10474
10475 list_for_each_entry(connector, &dev->mode_config.connector_list,
10476 base.head) {
10477 /* This also checks the encoder/connector hw state with the
10478 * ->get_hw_state callbacks. */
10479 intel_connector_check_state(connector);
10480
10481 WARN(&connector->new_encoder->base != connector->base.encoder,
10482 "connector's staged encoder doesn't match current encoder\n");
10483 }
Daniel Vetter91d1b4b2013-06-05 13:34:18 +020010484}
10485
10486static void
10487check_encoder_state(struct drm_device *dev)
10488{
10489 struct intel_encoder *encoder;
10490 struct intel_connector *connector;
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010491
10492 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10493 base.head) {
10494 bool enabled = false;
10495 bool active = false;
10496 enum pipe pipe, tracked_pipe;
10497
10498 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
10499 encoder->base.base.id,
Jani Nikula8e329a02014-06-03 14:56:21 +030010500 encoder->base.name);
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010501
10502 WARN(&encoder->new_crtc->base != encoder->base.crtc,
10503 "encoder's stage crtc doesn't match current crtc\n");
10504 WARN(encoder->connectors_active && !encoder->base.crtc,
10505 "encoder's active_connectors set, but no crtc\n");
10506
10507 list_for_each_entry(connector, &dev->mode_config.connector_list,
10508 base.head) {
10509 if (connector->base.encoder != &encoder->base)
10510 continue;
10511 enabled = true;
10512 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
10513 active = true;
10514 }
10515 WARN(!!encoder->base.crtc != enabled,
10516 "encoder's enabled state mismatch "
10517 "(expected %i, found %i)\n",
10518 !!encoder->base.crtc, enabled);
10519 WARN(active && !encoder->base.crtc,
10520 "active encoder with no crtc\n");
10521
10522 WARN(encoder->connectors_active != active,
10523 "encoder's computed active state doesn't match tracked active state "
10524 "(expected %i, found %i)\n", active, encoder->connectors_active);
10525
10526 active = encoder->get_hw_state(encoder, &pipe);
10527 WARN(active != encoder->connectors_active,
10528 "encoder's hw state doesn't match sw tracking "
10529 "(expected %i, found %i)\n",
10530 encoder->connectors_active, active);
10531
10532 if (!encoder->base.crtc)
10533 continue;
10534
10535 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
10536 WARN(active && pipe != tracked_pipe,
10537 "active encoder's pipe doesn't match"
10538 "(expected %i, found %i)\n",
10539 tracked_pipe, pipe);
10540
10541 }
Daniel Vetter91d1b4b2013-06-05 13:34:18 +020010542}
10543
10544static void
10545check_crtc_state(struct drm_device *dev)
10546{
Jani Nikulafbee40d2014-03-31 14:27:18 +030010547 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetter91d1b4b2013-06-05 13:34:18 +020010548 struct intel_crtc *crtc;
10549 struct intel_encoder *encoder;
10550 struct intel_crtc_config pipe_config;
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010551
Damien Lespiaud3fcc802014-05-13 23:32:22 +010010552 for_each_intel_crtc(dev, crtc) {
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010553 bool enabled = false;
10554 bool active = false;
10555
Jesse Barnes045ac3b2013-05-14 17:08:26 -070010556 memset(&pipe_config, 0, sizeof(pipe_config));
10557
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010558 DRM_DEBUG_KMS("[CRTC:%d]\n",
10559 crtc->base.base.id);
10560
10561 WARN(crtc->active && !crtc->base.enabled,
10562 "active crtc, but not enabled in sw tracking\n");
10563
10564 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10565 base.head) {
10566 if (encoder->base.crtc != &crtc->base)
10567 continue;
10568 enabled = true;
10569 if (encoder->connectors_active)
10570 active = true;
10571 }
Daniel Vetter6c49f242013-06-06 12:45:25 +020010572
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010573 WARN(active != crtc->active,
10574 "crtc's computed active state doesn't match tracked active state "
10575 "(expected %i, found %i)\n", active, crtc->active);
10576 WARN(enabled != crtc->base.enabled,
10577 "crtc's computed enabled state doesn't match tracked enabled state "
10578 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
10579
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010010580 active = dev_priv->display.get_pipe_config(crtc,
10581 &pipe_config);
Daniel Vetterd62cf622013-05-29 10:41:29 +020010582
10583 /* hw state is inconsistent with the pipe A quirk */
10584 if (crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
10585 active = crtc->active;
10586
Daniel Vetter6c49f242013-06-06 12:45:25 +020010587 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10588 base.head) {
Ville Syrjälä3eaba512013-08-05 17:57:48 +030010589 enum pipe pipe;
Daniel Vetter6c49f242013-06-06 12:45:25 +020010590 if (encoder->base.crtc != &crtc->base)
10591 continue;
Daniel Vetter1d37b682013-11-18 09:00:59 +010010592 if (encoder->get_hw_state(encoder, &pipe))
Daniel Vetter6c49f242013-06-06 12:45:25 +020010593 encoder->get_config(encoder, &pipe_config);
10594 }
10595
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010010596 WARN(crtc->active != active,
10597 "crtc active state doesn't match with hw state "
10598 "(expected %i, found %i)\n", crtc->active, active);
10599
Daniel Vetterc0b03412013-05-28 12:05:54 +020010600 if (active &&
10601 !intel_pipe_config_compare(dev, &crtc->config, &pipe_config)) {
10602 WARN(1, "pipe state doesn't match!\n");
10603 intel_dump_pipe_config(crtc, &pipe_config,
10604 "[hw state]");
10605 intel_dump_pipe_config(crtc, &crtc->config,
10606 "[sw state]");
10607 }
Daniel Vetter8af6cf82012-07-10 09:50:11 +020010608 }
10609}
10610
Daniel Vetter91d1b4b2013-06-05 13:34:18 +020010611static void
10612check_shared_dpll_state(struct drm_device *dev)
10613{
Jani Nikulafbee40d2014-03-31 14:27:18 +030010614 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetter91d1b4b2013-06-05 13:34:18 +020010615 struct intel_crtc *crtc;
10616 struct intel_dpll_hw_state dpll_hw_state;
10617 int i;
Daniel Vetter53589012013-06-05 13:34:16 +020010618
10619 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
10620 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
10621 int enabled_crtcs = 0, active_crtcs = 0;
10622 bool active;
10623
10624 memset(&dpll_hw_state, 0, sizeof(dpll_hw_state));
10625
10626 DRM_DEBUG_KMS("%s\n", pll->name);
10627
10628 active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state);
10629
10630 WARN(pll->active > pll->refcount,
10631 "more active pll users than references: %i vs %i\n",
10632 pll->active, pll->refcount);
10633 WARN(pll->active && !pll->on,
10634 "pll in active use but not on in sw tracking\n");
Daniel Vetter35c95372013-07-17 06:55:04 +020010635 WARN(pll->on && !pll->active,
10636 "pll in on but not on in use in sw tracking\n");
Daniel Vetter53589012013-06-05 13:34:16 +020010637 WARN(pll->on != active,
10638 "pll on state mismatch (expected %i, found %i)\n",
10639 pll->on, active);
10640
Damien Lespiaud3fcc802014-05-13 23:32:22 +010010641 for_each_intel_crtc(dev, crtc) {
Daniel Vetter53589012013-06-05 13:34:16 +020010642 if (crtc->base.enabled && intel_crtc_to_shared_dpll(crtc) == pll)
10643 enabled_crtcs++;
10644 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
10645 active_crtcs++;
10646 }
10647 WARN(pll->active != active_crtcs,
10648 "pll active crtcs mismatch (expected %i, found %i)\n",
10649 pll->active, active_crtcs);
10650 WARN(pll->refcount != enabled_crtcs,
10651 "pll enabled crtcs mismatch (expected %i, found %i)\n",
10652 pll->refcount, enabled_crtcs);
Daniel Vetter66e985c2013-06-05 13:34:20 +020010653
10654 WARN(pll->on && memcmp(&pll->hw_state, &dpll_hw_state,
10655 sizeof(dpll_hw_state)),
10656 "pll hw state mismatch\n");
Daniel Vetter53589012013-06-05 13:34:16 +020010657 }
Daniel Vettera6778b32012-07-02 09:56:42 +020010658}
10659
Daniel Vetter91d1b4b2013-06-05 13:34:18 +020010660void
10661intel_modeset_check_state(struct drm_device *dev)
10662{
10663 check_connector_state(dev);
10664 check_encoder_state(dev);
10665 check_crtc_state(dev);
10666 check_shared_dpll_state(dev);
10667}
10668
Ville Syrjälä18442d02013-09-13 16:00:08 +030010669void ironlake_check_encoder_dotclock(const struct intel_crtc_config *pipe_config,
10670 int dotclock)
10671{
10672 /*
10673 * FDI already provided one idea for the dotclock.
10674 * Yell if the encoder disagrees.
10675 */
Damien Lespiau241bfc32013-09-25 16:45:37 +010010676 WARN(!intel_fuzzy_clock_check(pipe_config->adjusted_mode.crtc_clock, dotclock),
Ville Syrjälä18442d02013-09-13 16:00:08 +030010677 "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n",
Damien Lespiau241bfc32013-09-25 16:45:37 +010010678 pipe_config->adjusted_mode.crtc_clock, dotclock);
Ville Syrjälä18442d02013-09-13 16:00:08 +030010679}
10680
Ville Syrjälä80715b22014-05-15 20:23:23 +030010681static void update_scanline_offset(struct intel_crtc *crtc)
10682{
10683 struct drm_device *dev = crtc->base.dev;
10684
10685 /*
10686 * The scanline counter increments at the leading edge of hsync.
10687 *
10688 * On most platforms it starts counting from vtotal-1 on the
10689 * first active line. That means the scanline counter value is
10690 * always one less than what we would expect. Ie. just after
10691 * start of vblank, which also occurs at start of hsync (on the
10692 * last active line), the scanline counter will read vblank_start-1.
10693 *
10694 * On gen2 the scanline counter starts counting from 1 instead
10695 * of vtotal-1, so we have to subtract one (or rather add vtotal-1
10696 * to keep the value positive), instead of adding one.
10697 *
10698 * On HSW+ the behaviour of the scanline counter depends on the output
10699 * type. For DP ports it behaves like most other platforms, but on HDMI
10700 * there's an extra 1 line difference. So we need to add two instead of
10701 * one to the value.
10702 */
10703 if (IS_GEN2(dev)) {
10704 const struct drm_display_mode *mode = &crtc->config.adjusted_mode;
10705 int vtotal;
10706
10707 vtotal = mode->crtc_vtotal;
10708 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
10709 vtotal /= 2;
10710
10711 crtc->scanline_offset = vtotal - 1;
10712 } else if (HAS_DDI(dev) &&
10713 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI)) {
10714 crtc->scanline_offset = 2;
10715 } else
10716 crtc->scanline_offset = 1;
10717}
10718
Daniel Vetterf30da182013-04-11 20:22:50 +020010719static int __intel_set_mode(struct drm_crtc *crtc,
10720 struct drm_display_mode *mode,
10721 int x, int y, struct drm_framebuffer *fb)
Daniel Vettera6778b32012-07-02 09:56:42 +020010722{
10723 struct drm_device *dev = crtc->dev;
Jani Nikulafbee40d2014-03-31 14:27:18 +030010724 struct drm_i915_private *dev_priv = dev->dev_private;
Ville Syrjälä4b4b9232013-10-26 17:59:30 +030010725 struct drm_display_mode *saved_mode;
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010726 struct intel_crtc_config *pipe_config = NULL;
Daniel Vetter25c5b262012-07-08 22:08:04 +020010727 struct intel_crtc *intel_crtc;
10728 unsigned disable_pipes, prepare_pipes, modeset_pipes;
Chris Wilsonc0c36b942012-12-19 16:08:43 +000010729 int ret = 0;
Daniel Vettera6778b32012-07-02 09:56:42 +020010730
Ville Syrjälä4b4b9232013-10-26 17:59:30 +030010731 saved_mode = kmalloc(sizeof(*saved_mode), GFP_KERNEL);
Chris Wilsonc0c36b942012-12-19 16:08:43 +000010732 if (!saved_mode)
10733 return -ENOMEM;
Daniel Vettera6778b32012-07-02 09:56:42 +020010734
Daniel Vettere2e1ed42012-07-08 21:14:38 +020010735 intel_modeset_affected_pipes(crtc, &modeset_pipes,
Daniel Vetter25c5b262012-07-08 22:08:04 +020010736 &prepare_pipes, &disable_pipes);
10737
Tim Gardner3ac18232012-12-07 07:54:26 -070010738 *saved_mode = crtc->mode;
Daniel Vettera6778b32012-07-02 09:56:42 +020010739
Daniel Vetter25c5b262012-07-08 22:08:04 +020010740 /* Hack: Because we don't (yet) support global modeset on multiple
10741 * crtcs, we don't keep track of the new mode for more than one crtc.
10742 * Hence simply check whether any bit is set in modeset_pipes in all the
10743 * pieces of code that are not yet converted to deal with mutliple crtcs
10744 * changing their mode at the same time. */
Daniel Vetter25c5b262012-07-08 22:08:04 +020010745 if (modeset_pipes) {
Daniel Vetter4e53c2e2013-03-27 00:44:58 +010010746 pipe_config = intel_modeset_pipe_config(crtc, fb, mode);
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010747 if (IS_ERR(pipe_config)) {
10748 ret = PTR_ERR(pipe_config);
10749 pipe_config = NULL;
10750
Tim Gardner3ac18232012-12-07 07:54:26 -070010751 goto out;
Daniel Vetter25c5b262012-07-08 22:08:04 +020010752 }
Daniel Vetterc0b03412013-05-28 12:05:54 +020010753 intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config,
10754 "[modeset]");
Ville Syrjälä50741ab2014-01-10 11:28:07 +020010755 to_intel_crtc(crtc)->new_config = pipe_config;
Daniel Vettera6778b32012-07-02 09:56:42 +020010756 }
10757
Jesse Barnes30a970c2013-11-04 13:48:12 -080010758 /*
10759 * See if the config requires any additional preparation, e.g.
10760 * to adjust global state with pipes off. We need to do this
10761 * here so we can get the modeset_pipe updated config for the new
10762 * mode set on this crtc. For other crtcs we need to use the
10763 * adjusted_mode bits in the crtc directly.
10764 */
Ville Syrjäläc164f832013-11-05 22:34:12 +020010765 if (IS_VALLEYVIEW(dev)) {
Ville Syrjälä2f2d7aa2014-01-10 11:28:08 +020010766 valleyview_modeset_global_pipes(dev, &prepare_pipes);
Jesse Barnes30a970c2013-11-04 13:48:12 -080010767
Ville Syrjäläc164f832013-11-05 22:34:12 +020010768 /* may have added more to prepare_pipes than we should */
10769 prepare_pipes &= ~disable_pipes;
10770 }
10771
Daniel Vetter460da9162013-03-27 00:44:51 +010010772 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
10773 intel_crtc_disable(&intel_crtc->base);
10774
Daniel Vetterea9d7582012-07-10 10:42:52 +020010775 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
10776 if (intel_crtc->base.enabled)
10777 dev_priv->display.crtc_disable(&intel_crtc->base);
10778 }
Daniel Vettera6778b32012-07-02 09:56:42 +020010779
Daniel Vetter6c4c86f2012-09-10 21:58:30 +020010780 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
10781 * to set it here already despite that we pass it down the callchain.
10782 */
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010783 if (modeset_pipes) {
Daniel Vetter25c5b262012-07-08 22:08:04 +020010784 crtc->mode = *mode;
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010785 /* mode_set/enable/disable functions rely on a correct pipe
10786 * config. */
10787 to_intel_crtc(crtc)->config = *pipe_config;
Ville Syrjälä50741ab2014-01-10 11:28:07 +020010788 to_intel_crtc(crtc)->new_config = &to_intel_crtc(crtc)->config;
Ville Syrjäläc326c0a2013-10-28 12:53:41 +020010789
10790 /*
10791 * Calculate and store various constants which
10792 * are later needed by vblank and swap-completion
10793 * timestamping. They are derived from true hwmode.
10794 */
10795 drm_calc_timestamping_constants(crtc,
10796 &pipe_config->adjusted_mode);
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010797 }
Daniel Vetter7758a112012-07-08 19:40:39 +020010798
Daniel Vetterea9d7582012-07-10 10:42:52 +020010799 /* Only after disabling all output pipelines that will be changed can we
10800 * update the the output configuration. */
10801 intel_modeset_update_state(dev, prepare_pipes);
10802
Daniel Vetter47fab732012-10-26 10:58:18 +020010803 if (dev_priv->display.modeset_global_resources)
10804 dev_priv->display.modeset_global_resources(dev);
10805
Daniel Vettera6778b32012-07-02 09:56:42 +020010806 /* Set up the DPLL and any encoders state that needs to adjust or depend
10807 * on the DPLL.
10808 */
Daniel Vetter25c5b262012-07-08 22:08:04 +020010809 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
Matt Roper2ff8fde2014-07-08 07:50:07 -070010810 struct drm_framebuffer *old_fb = crtc->primary->fb;
10811 struct drm_i915_gem_object *old_obj = intel_fb_obj(old_fb);
10812 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
Daniel Vetter4c107942014-04-24 23:55:05 +020010813
10814 mutex_lock(&dev->struct_mutex);
10815 ret = intel_pin_and_fence_fb_obj(dev,
Daniel Vettera071fa02014-06-18 23:28:09 +020010816 obj,
Daniel Vetter4c107942014-04-24 23:55:05 +020010817 NULL);
10818 if (ret != 0) {
10819 DRM_ERROR("pin & fence failed\n");
10820 mutex_unlock(&dev->struct_mutex);
10821 goto done;
10822 }
Matt Roper2ff8fde2014-07-08 07:50:07 -070010823 if (old_fb)
Daniel Vettera071fa02014-06-18 23:28:09 +020010824 intel_unpin_fb_obj(old_obj);
Daniel Vettera071fa02014-06-18 23:28:09 +020010825 i915_gem_track_fb(old_obj, obj,
10826 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
Daniel Vetter4c107942014-04-24 23:55:05 +020010827 mutex_unlock(&dev->struct_mutex);
10828
10829 crtc->primary->fb = fb;
10830 crtc->x = x;
10831 crtc->y = y;
10832
Daniel Vetter4271b752014-04-24 23:55:00 +020010833 ret = dev_priv->display.crtc_mode_set(&intel_crtc->base,
10834 x, y, fb);
Chris Wilsonc0c36b942012-12-19 16:08:43 +000010835 if (ret)
10836 goto done;
Daniel Vettera6778b32012-07-02 09:56:42 +020010837 }
10838
10839 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
Ville Syrjälä80715b22014-05-15 20:23:23 +030010840 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
10841 update_scanline_offset(intel_crtc);
10842
Daniel Vetter25c5b262012-07-08 22:08:04 +020010843 dev_priv->display.crtc_enable(&intel_crtc->base);
Ville Syrjälä80715b22014-05-15 20:23:23 +030010844 }
Daniel Vettera6778b32012-07-02 09:56:42 +020010845
Daniel Vettera6778b32012-07-02 09:56:42 +020010846 /* FIXME: add subpixel order */
10847done:
Ville Syrjälä4b4b9232013-10-26 17:59:30 +030010848 if (ret && crtc->enabled)
Tim Gardner3ac18232012-12-07 07:54:26 -070010849 crtc->mode = *saved_mode;
Daniel Vettera6778b32012-07-02 09:56:42 +020010850
Tim Gardner3ac18232012-12-07 07:54:26 -070010851out:
Daniel Vetterb8cecdf2013-03-27 00:44:50 +010010852 kfree(pipe_config);
Tim Gardner3ac18232012-12-07 07:54:26 -070010853 kfree(saved_mode);
Daniel Vettera6778b32012-07-02 09:56:42 +020010854 return ret;
10855}
10856
Damien Lespiaue7457a92013-08-08 22:28:59 +010010857static int intel_set_mode(struct drm_crtc *crtc,
10858 struct drm_display_mode *mode,
10859 int x, int y, struct drm_framebuffer *fb)
Daniel Vetterf30da182013-04-11 20:22:50 +020010860{
10861 int ret;
10862
10863 ret = __intel_set_mode(crtc, mode, x, y, fb);
10864
10865 if (ret == 0)
10866 intel_modeset_check_state(crtc->dev);
10867
10868 return ret;
10869}
10870
Chris Wilsonc0c36b942012-12-19 16:08:43 +000010871void intel_crtc_restore_mode(struct drm_crtc *crtc)
10872{
Matt Roperf4510a22014-04-01 15:22:40 -070010873 intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->primary->fb);
Chris Wilsonc0c36b942012-12-19 16:08:43 +000010874}
10875
Daniel Vetter25c5b262012-07-08 22:08:04 +020010876#undef for_each_intel_crtc_masked
10877
Daniel Vetterd9e55602012-07-04 22:16:09 +020010878static void intel_set_config_free(struct intel_set_config *config)
10879{
10880 if (!config)
10881 return;
10882
Daniel Vetter1aa4b622012-07-05 16:20:48 +020010883 kfree(config->save_connector_encoders);
10884 kfree(config->save_encoder_crtcs);
Ville Syrjälä76688512014-01-10 11:28:06 +020010885 kfree(config->save_crtc_enabled);
Daniel Vetterd9e55602012-07-04 22:16:09 +020010886 kfree(config);
10887}
10888
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010889static int intel_set_config_save_state(struct drm_device *dev,
10890 struct intel_set_config *config)
10891{
Ville Syrjälä76688512014-01-10 11:28:06 +020010892 struct drm_crtc *crtc;
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010893 struct drm_encoder *encoder;
10894 struct drm_connector *connector;
10895 int count;
10896
Ville Syrjälä76688512014-01-10 11:28:06 +020010897 config->save_crtc_enabled =
10898 kcalloc(dev->mode_config.num_crtc,
10899 sizeof(bool), GFP_KERNEL);
10900 if (!config->save_crtc_enabled)
10901 return -ENOMEM;
10902
Daniel Vetter1aa4b622012-07-05 16:20:48 +020010903 config->save_encoder_crtcs =
10904 kcalloc(dev->mode_config.num_encoder,
10905 sizeof(struct drm_crtc *), GFP_KERNEL);
10906 if (!config->save_encoder_crtcs)
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010907 return -ENOMEM;
10908
Daniel Vetter1aa4b622012-07-05 16:20:48 +020010909 config->save_connector_encoders =
10910 kcalloc(dev->mode_config.num_connector,
10911 sizeof(struct drm_encoder *), GFP_KERNEL);
10912 if (!config->save_connector_encoders)
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010913 return -ENOMEM;
10914
10915 /* Copy data. Note that driver private data is not affected.
10916 * Should anything bad happen only the expected state is
10917 * restored, not the drivers personal bookkeeping.
10918 */
10919 count = 0;
Damien Lespiau70e1e0e2014-05-13 23:32:24 +010010920 for_each_crtc(dev, crtc) {
Ville Syrjälä76688512014-01-10 11:28:06 +020010921 config->save_crtc_enabled[count++] = crtc->enabled;
10922 }
10923
10924 count = 0;
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010925 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
Daniel Vetter1aa4b622012-07-05 16:20:48 +020010926 config->save_encoder_crtcs[count++] = encoder->crtc;
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010927 }
10928
10929 count = 0;
10930 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
Daniel Vetter1aa4b622012-07-05 16:20:48 +020010931 config->save_connector_encoders[count++] = connector->encoder;
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010932 }
10933
10934 return 0;
10935}
10936
10937static void intel_set_config_restore_state(struct drm_device *dev,
10938 struct intel_set_config *config)
10939{
Ville Syrjälä76688512014-01-10 11:28:06 +020010940 struct intel_crtc *crtc;
Daniel Vetter9a935852012-07-05 22:34:27 +020010941 struct intel_encoder *encoder;
10942 struct intel_connector *connector;
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010943 int count;
10944
10945 count = 0;
Damien Lespiaud3fcc802014-05-13 23:32:22 +010010946 for_each_intel_crtc(dev, crtc) {
Ville Syrjälä76688512014-01-10 11:28:06 +020010947 crtc->new_enabled = config->save_crtc_enabled[count++];
Ville Syrjälä7bd0a8e2014-01-14 14:31:38 +020010948
10949 if (crtc->new_enabled)
10950 crtc->new_config = &crtc->config;
10951 else
10952 crtc->new_config = NULL;
Ville Syrjälä76688512014-01-10 11:28:06 +020010953 }
10954
10955 count = 0;
Daniel Vetter9a935852012-07-05 22:34:27 +020010956 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
10957 encoder->new_crtc =
10958 to_intel_crtc(config->save_encoder_crtcs[count++]);
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010959 }
10960
10961 count = 0;
Daniel Vetter9a935852012-07-05 22:34:27 +020010962 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
10963 connector->new_encoder =
10964 to_intel_encoder(config->save_connector_encoders[count++]);
Daniel Vetter85f9eb72012-07-04 22:24:08 +020010965 }
10966}
10967
Imre Deake3de42b2013-05-03 19:44:07 +020010968static bool
Chris Wilson2e57f472013-07-17 12:14:40 +010010969is_crtc_connector_off(struct drm_mode_set *set)
Imre Deake3de42b2013-05-03 19:44:07 +020010970{
10971 int i;
10972
Chris Wilson2e57f472013-07-17 12:14:40 +010010973 if (set->num_connectors == 0)
10974 return false;
10975
10976 if (WARN_ON(set->connectors == NULL))
10977 return false;
10978
10979 for (i = 0; i < set->num_connectors; i++)
10980 if (set->connectors[i]->encoder &&
10981 set->connectors[i]->encoder->crtc == set->crtc &&
10982 set->connectors[i]->dpms != DRM_MODE_DPMS_ON)
Imre Deake3de42b2013-05-03 19:44:07 +020010983 return true;
10984
10985 return false;
10986}
10987
Daniel Vetter5e2b5842012-07-04 22:41:29 +020010988static void
10989intel_set_config_compute_mode_changes(struct drm_mode_set *set,
10990 struct intel_set_config *config)
10991{
10992
10993 /* We should be able to check here if the fb has the same properties
10994 * and then just flip_or_move it */
Chris Wilson2e57f472013-07-17 12:14:40 +010010995 if (is_crtc_connector_off(set)) {
10996 config->mode_changed = true;
Matt Roperf4510a22014-04-01 15:22:40 -070010997 } else if (set->crtc->primary->fb != set->fb) {
Matt Roper3b150f02014-05-29 08:06:53 -070010998 /*
10999 * If we have no fb, we can only flip as long as the crtc is
11000 * active, otherwise we need a full mode set. The crtc may
11001 * be active if we've only disabled the primary plane, or
11002 * in fastboot situations.
11003 */
Matt Roperf4510a22014-04-01 15:22:40 -070011004 if (set->crtc->primary->fb == NULL) {
Jesse Barnes319d9822013-06-26 01:38:19 +030011005 struct intel_crtc *intel_crtc =
11006 to_intel_crtc(set->crtc);
11007
Matt Roper3b150f02014-05-29 08:06:53 -070011008 if (intel_crtc->active) {
Jesse Barnes319d9822013-06-26 01:38:19 +030011009 DRM_DEBUG_KMS("crtc has no fb, will flip\n");
11010 config->fb_changed = true;
11011 } else {
11012 DRM_DEBUG_KMS("inactive crtc, full mode set\n");
11013 config->mode_changed = true;
11014 }
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011015 } else if (set->fb == NULL) {
11016 config->mode_changed = true;
Daniel Vetter72f49012013-03-28 16:01:35 +010011017 } else if (set->fb->pixel_format !=
Matt Roperf4510a22014-04-01 15:22:40 -070011018 set->crtc->primary->fb->pixel_format) {
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011019 config->mode_changed = true;
Imre Deake3de42b2013-05-03 19:44:07 +020011020 } else {
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011021 config->fb_changed = true;
Imre Deake3de42b2013-05-03 19:44:07 +020011022 }
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011023 }
11024
Daniel Vetter835c5872012-07-10 18:11:08 +020011025 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011026 config->fb_changed = true;
11027
11028 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
11029 DRM_DEBUG_KMS("modes are different, full mode set\n");
11030 drm_mode_debug_printmodeline(&set->crtc->mode);
11031 drm_mode_debug_printmodeline(set->mode);
11032 config->mode_changed = true;
11033 }
Chris Wilsona1d95702013-08-13 18:48:47 +010011034
11035 DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n",
11036 set->crtc->base.id, config->mode_changed, config->fb_changed);
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011037}
11038
Daniel Vetter2e431052012-07-04 22:42:15 +020011039static int
Daniel Vetter9a935852012-07-05 22:34:27 +020011040intel_modeset_stage_output_state(struct drm_device *dev,
11041 struct drm_mode_set *set,
11042 struct intel_set_config *config)
Daniel Vetter50f56112012-07-02 09:35:43 +020011043{
Daniel Vetter9a935852012-07-05 22:34:27 +020011044 struct intel_connector *connector;
11045 struct intel_encoder *encoder;
Ville Syrjälä76688512014-01-10 11:28:06 +020011046 struct intel_crtc *crtc;
Paulo Zanonif3f08572013-08-12 14:56:53 -030011047 int ro;
Daniel Vetter50f56112012-07-02 09:35:43 +020011048
Damien Lespiau9abdda72013-02-13 13:29:23 +000011049 /* The upper layers ensure that we either disable a crtc or have a list
Daniel Vetter9a935852012-07-05 22:34:27 +020011050 * of connectors. For paranoia, double-check this. */
11051 WARN_ON(!set->fb && (set->num_connectors != 0));
11052 WARN_ON(set->fb && (set->num_connectors == 0));
11053
Daniel Vetter9a935852012-07-05 22:34:27 +020011054 list_for_each_entry(connector, &dev->mode_config.connector_list,
11055 base.head) {
11056 /* Otherwise traverse passed in connector list and get encoders
11057 * for them. */
Daniel Vetter50f56112012-07-02 09:35:43 +020011058 for (ro = 0; ro < set->num_connectors; ro++) {
Daniel Vetter9a935852012-07-05 22:34:27 +020011059 if (set->connectors[ro] == &connector->base) {
11060 connector->new_encoder = connector->encoder;
Daniel Vetter50f56112012-07-02 09:35:43 +020011061 break;
11062 }
11063 }
11064
Daniel Vetter9a935852012-07-05 22:34:27 +020011065 /* If we disable the crtc, disable all its connectors. Also, if
11066 * the connector is on the changing crtc but not on the new
11067 * connector list, disable it. */
11068 if ((!set->fb || ro == set->num_connectors) &&
11069 connector->base.encoder &&
11070 connector->base.encoder->crtc == set->crtc) {
11071 connector->new_encoder = NULL;
11072
11073 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
11074 connector->base.base.id,
Jani Nikulac23cc412014-06-03 14:56:17 +030011075 connector->base.name);
Daniel Vetter9a935852012-07-05 22:34:27 +020011076 }
11077
11078
11079 if (&connector->new_encoder->base != connector->base.encoder) {
Daniel Vetter50f56112012-07-02 09:35:43 +020011080 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011081 config->mode_changed = true;
Daniel Vetter50f56112012-07-02 09:35:43 +020011082 }
Daniel Vetter9a935852012-07-05 22:34:27 +020011083 }
11084 /* connector->new_encoder is now updated for all connectors. */
11085
11086 /* Update crtc of enabled connectors. */
Daniel Vetter9a935852012-07-05 22:34:27 +020011087 list_for_each_entry(connector, &dev->mode_config.connector_list,
11088 base.head) {
Ville Syrjälä76688512014-01-10 11:28:06 +020011089 struct drm_crtc *new_crtc;
11090
Daniel Vetter9a935852012-07-05 22:34:27 +020011091 if (!connector->new_encoder)
Daniel Vetter50f56112012-07-02 09:35:43 +020011092 continue;
11093
Daniel Vetter9a935852012-07-05 22:34:27 +020011094 new_crtc = connector->new_encoder->base.crtc;
Daniel Vetter50f56112012-07-02 09:35:43 +020011095
11096 for (ro = 0; ro < set->num_connectors; ro++) {
Daniel Vetter9a935852012-07-05 22:34:27 +020011097 if (set->connectors[ro] == &connector->base)
Daniel Vetter50f56112012-07-02 09:35:43 +020011098 new_crtc = set->crtc;
11099 }
11100
11101 /* Make sure the new CRTC will work with the encoder */
Thierry Reding14509912014-01-13 12:00:22 +010011102 if (!drm_encoder_crtc_ok(&connector->new_encoder->base,
11103 new_crtc)) {
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011104 return -EINVAL;
Daniel Vetter50f56112012-07-02 09:35:43 +020011105 }
Daniel Vetter9a935852012-07-05 22:34:27 +020011106 connector->encoder->new_crtc = to_intel_crtc(new_crtc);
11107
11108 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
11109 connector->base.base.id,
Jani Nikulac23cc412014-06-03 14:56:17 +030011110 connector->base.name,
Daniel Vetter9a935852012-07-05 22:34:27 +020011111 new_crtc->base.id);
11112 }
11113
11114 /* Check for any encoders that needs to be disabled. */
11115 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
11116 base.head) {
Paulo Zanoni5a65f352014-01-07 14:55:53 -020011117 int num_connectors = 0;
Daniel Vetter9a935852012-07-05 22:34:27 +020011118 list_for_each_entry(connector,
11119 &dev->mode_config.connector_list,
11120 base.head) {
11121 if (connector->new_encoder == encoder) {
11122 WARN_ON(!connector->new_encoder->new_crtc);
Paulo Zanoni5a65f352014-01-07 14:55:53 -020011123 num_connectors++;
Daniel Vetter9a935852012-07-05 22:34:27 +020011124 }
11125 }
Paulo Zanoni5a65f352014-01-07 14:55:53 -020011126
11127 if (num_connectors == 0)
11128 encoder->new_crtc = NULL;
11129 else if (num_connectors > 1)
11130 return -EINVAL;
11131
Daniel Vetter9a935852012-07-05 22:34:27 +020011132 /* Only now check for crtc changes so we don't miss encoders
11133 * that will be disabled. */
11134 if (&encoder->new_crtc->base != encoder->base.crtc) {
Daniel Vetter50f56112012-07-02 09:35:43 +020011135 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011136 config->mode_changed = true;
Daniel Vetter50f56112012-07-02 09:35:43 +020011137 }
11138 }
Daniel Vetter9a935852012-07-05 22:34:27 +020011139 /* Now we've also updated encoder->new_crtc for all encoders. */
Daniel Vetter50f56112012-07-02 09:35:43 +020011140
Damien Lespiaud3fcc802014-05-13 23:32:22 +010011141 for_each_intel_crtc(dev, crtc) {
Ville Syrjälä76688512014-01-10 11:28:06 +020011142 crtc->new_enabled = false;
11143
11144 list_for_each_entry(encoder,
11145 &dev->mode_config.encoder_list,
11146 base.head) {
11147 if (encoder->new_crtc == crtc) {
11148 crtc->new_enabled = true;
11149 break;
11150 }
11151 }
11152
11153 if (crtc->new_enabled != crtc->base.enabled) {
11154 DRM_DEBUG_KMS("crtc %sabled, full mode switch\n",
11155 crtc->new_enabled ? "en" : "dis");
11156 config->mode_changed = true;
11157 }
Ville Syrjälä7bd0a8e2014-01-14 14:31:38 +020011158
11159 if (crtc->new_enabled)
11160 crtc->new_config = &crtc->config;
11161 else
11162 crtc->new_config = NULL;
Ville Syrjälä76688512014-01-10 11:28:06 +020011163 }
11164
Daniel Vetter2e431052012-07-04 22:42:15 +020011165 return 0;
11166}
11167
Ville Syrjälä7d00a1f2014-01-10 11:28:09 +020011168static void disable_crtc_nofb(struct intel_crtc *crtc)
11169{
11170 struct drm_device *dev = crtc->base.dev;
11171 struct intel_encoder *encoder;
11172 struct intel_connector *connector;
11173
11174 DRM_DEBUG_KMS("Trying to restore without FB -> disabling pipe %c\n",
11175 pipe_name(crtc->pipe));
11176
11177 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
11178 if (connector->new_encoder &&
11179 connector->new_encoder->new_crtc == crtc)
11180 connector->new_encoder = NULL;
11181 }
11182
11183 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
11184 if (encoder->new_crtc == crtc)
11185 encoder->new_crtc = NULL;
11186 }
11187
11188 crtc->new_enabled = false;
Ville Syrjälä7bd0a8e2014-01-14 14:31:38 +020011189 crtc->new_config = NULL;
Ville Syrjälä7d00a1f2014-01-10 11:28:09 +020011190}
11191
Daniel Vetter2e431052012-07-04 22:42:15 +020011192static int intel_crtc_set_config(struct drm_mode_set *set)
11193{
11194 struct drm_device *dev;
Daniel Vetter2e431052012-07-04 22:42:15 +020011195 struct drm_mode_set save_set;
11196 struct intel_set_config *config;
11197 int ret;
Daniel Vetter2e431052012-07-04 22:42:15 +020011198
Daniel Vetter8d3e3752012-07-05 16:09:09 +020011199 BUG_ON(!set);
11200 BUG_ON(!set->crtc);
11201 BUG_ON(!set->crtc->helper_private);
Daniel Vetter2e431052012-07-04 22:42:15 +020011202
Daniel Vetter7e53f3a2013-01-21 10:52:17 +010011203 /* Enforce sane interface api - has been abused by the fb helper. */
11204 BUG_ON(!set->mode && set->fb);
11205 BUG_ON(set->fb && set->num_connectors == 0);
Daniel Vetter431e50f2012-07-10 17:53:42 +020011206
Daniel Vetter2e431052012-07-04 22:42:15 +020011207 if (set->fb) {
11208 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
11209 set->crtc->base.id, set->fb->base.id,
11210 (int)set->num_connectors, set->x, set->y);
11211 } else {
11212 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
Daniel Vetter2e431052012-07-04 22:42:15 +020011213 }
11214
11215 dev = set->crtc->dev;
11216
11217 ret = -ENOMEM;
11218 config = kzalloc(sizeof(*config), GFP_KERNEL);
11219 if (!config)
11220 goto out_config;
11221
11222 ret = intel_set_config_save_state(dev, config);
11223 if (ret)
11224 goto out_config;
11225
11226 save_set.crtc = set->crtc;
11227 save_set.mode = &set->crtc->mode;
11228 save_set.x = set->crtc->x;
11229 save_set.y = set->crtc->y;
Matt Roperf4510a22014-04-01 15:22:40 -070011230 save_set.fb = set->crtc->primary->fb;
Daniel Vetter2e431052012-07-04 22:42:15 +020011231
11232 /* Compute whether we need a full modeset, only an fb base update or no
11233 * change at all. In the future we might also check whether only the
11234 * mode changed, e.g. for LVDS where we only change the panel fitter in
11235 * such cases. */
11236 intel_set_config_compute_mode_changes(set, config);
11237
Daniel Vetter9a935852012-07-05 22:34:27 +020011238 ret = intel_modeset_stage_output_state(dev, set, config);
Daniel Vetter2e431052012-07-04 22:42:15 +020011239 if (ret)
11240 goto fail;
11241
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011242 if (config->mode_changed) {
Chris Wilsonc0c36b942012-12-19 16:08:43 +000011243 ret = intel_set_mode(set->crtc, set->mode,
11244 set->x, set->y, set->fb);
Daniel Vetter5e2b5842012-07-04 22:41:29 +020011245 } else if (config->fb_changed) {
Matt Roper3b150f02014-05-29 08:06:53 -070011246 struct drm_i915_private *dev_priv = dev->dev_private;
11247 struct intel_crtc *intel_crtc = to_intel_crtc(set->crtc);
11248
Ville Syrjälä4878cae2013-02-18 19:08:48 +020011249 intel_crtc_wait_for_pending_flips(set->crtc);
11250
Daniel Vetter4f660f42012-07-02 09:47:37 +020011251 ret = intel_pipe_set_base(set->crtc,
Daniel Vetter94352cf2012-07-05 22:51:56 +020011252 set->x, set->y, set->fb);
Matt Roper3b150f02014-05-29 08:06:53 -070011253
11254 /*
11255 * We need to make sure the primary plane is re-enabled if it
11256 * has previously been turned off.
11257 */
11258 if (!intel_crtc->primary_enabled && ret == 0) {
11259 WARN_ON(!intel_crtc->active);
11260 intel_enable_primary_hw_plane(dev_priv, intel_crtc->plane,
11261 intel_crtc->pipe);
11262 }
11263
Jesse Barnes7ca51a32014-01-07 13:50:49 -080011264 /*
11265 * In the fastboot case this may be our only check of the
11266 * state after boot. It would be better to only do it on
11267 * the first update, but we don't have a nice way of doing that
11268 * (and really, set_config isn't used much for high freq page
11269 * flipping, so increasing its cost here shouldn't be a big
11270 * deal).
11271 */
Jani Nikulad330a952014-01-21 11:24:25 +020011272 if (i915.fastboot && ret == 0)
Jesse Barnes7ca51a32014-01-07 13:50:49 -080011273 intel_modeset_check_state(set->crtc->dev);
Daniel Vetter50f56112012-07-02 09:35:43 +020011274 }
11275
Chris Wilson2d05eae2013-05-03 17:36:25 +010011276 if (ret) {
Daniel Vetterbf67dfe2013-06-25 11:06:52 +020011277 DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n",
11278 set->crtc->base.id, ret);
Daniel Vetter50f56112012-07-02 09:35:43 +020011279fail:
Chris Wilson2d05eae2013-05-03 17:36:25 +010011280 intel_set_config_restore_state(dev, config);
Daniel Vetter50f56112012-07-02 09:35:43 +020011281
Ville Syrjälä7d00a1f2014-01-10 11:28:09 +020011282 /*
11283 * HACK: if the pipe was on, but we didn't have a framebuffer,
11284 * force the pipe off to avoid oopsing in the modeset code
11285 * due to fb==NULL. This should only happen during boot since
11286 * we don't yet reconstruct the FB from the hardware state.
11287 */
11288 if (to_intel_crtc(save_set.crtc)->new_enabled && !save_set.fb)
11289 disable_crtc_nofb(to_intel_crtc(save_set.crtc));
11290
Chris Wilson2d05eae2013-05-03 17:36:25 +010011291 /* Try to restore the config */
11292 if (config->mode_changed &&
11293 intel_set_mode(save_set.crtc, save_set.mode,
11294 save_set.x, save_set.y, save_set.fb))
11295 DRM_ERROR("failed to restore config after modeset failure\n");
11296 }
Daniel Vetter50f56112012-07-02 09:35:43 +020011297
Daniel Vetterd9e55602012-07-04 22:16:09 +020011298out_config:
11299 intel_set_config_free(config);
Daniel Vetter50f56112012-07-02 09:35:43 +020011300 return ret;
11301}
11302
Chris Wilsonf6e5b162011-04-12 18:06:51 +010011303static const struct drm_crtc_funcs intel_crtc_funcs = {
Chris Wilsonf6e5b162011-04-12 18:06:51 +010011304 .gamma_set = intel_crtc_gamma_set,
Daniel Vetter50f56112012-07-02 09:35:43 +020011305 .set_config = intel_crtc_set_config,
Chris Wilsonf6e5b162011-04-12 18:06:51 +010011306 .destroy = intel_crtc_destroy,
11307 .page_flip = intel_crtc_page_flip,
11308};
11309
Daniel Vetter53589012013-06-05 13:34:16 +020011310static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv,
11311 struct intel_shared_dpll *pll,
11312 struct intel_dpll_hw_state *hw_state)
Jesse Barnesee7b9f92012-04-20 17:11:53 +010011313{
Daniel Vetter53589012013-06-05 13:34:16 +020011314 uint32_t val;
11315
Paulo Zanonibd2bb1b2014-07-04 11:27:38 -030011316 if (!intel_display_power_enabled(dev_priv, POWER_DOMAIN_PLLS))
11317 return false;
11318
Daniel Vetter53589012013-06-05 13:34:16 +020011319 val = I915_READ(PCH_DPLL(pll->id));
Daniel Vetter66e985c2013-06-05 13:34:20 +020011320 hw_state->dpll = val;
11321 hw_state->fp0 = I915_READ(PCH_FP0(pll->id));
11322 hw_state->fp1 = I915_READ(PCH_FP1(pll->id));
Daniel Vetter53589012013-06-05 13:34:16 +020011323
11324 return val & DPLL_VCO_ENABLE;
11325}
11326
Daniel Vetter15bdd4c2013-06-05 13:34:23 +020011327static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv,
11328 struct intel_shared_dpll *pll)
11329{
11330 I915_WRITE(PCH_FP0(pll->id), pll->hw_state.fp0);
11331 I915_WRITE(PCH_FP1(pll->id), pll->hw_state.fp1);
11332}
11333
Daniel Vettere7b903d2013-06-05 13:34:14 +020011334static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv,
11335 struct intel_shared_dpll *pll)
11336{
Daniel Vettere7b903d2013-06-05 13:34:14 +020011337 /* PCH refclock must be enabled first */
Paulo Zanoni89eff4b2014-01-08 11:12:28 -020011338 ibx_assert_pch_refclk_enabled(dev_priv);
Daniel Vettere7b903d2013-06-05 13:34:14 +020011339
Daniel Vetter15bdd4c2013-06-05 13:34:23 +020011340 I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll);
11341
11342 /* Wait for the clocks to stabilize. */
11343 POSTING_READ(PCH_DPLL(pll->id));
11344 udelay(150);
11345
11346 /* The pixel multiplier can only be updated once the
11347 * DPLL is enabled and the clocks are stable.
11348 *
11349 * So write it again.
11350 */
11351 I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll);
11352 POSTING_READ(PCH_DPLL(pll->id));
Daniel Vettere7b903d2013-06-05 13:34:14 +020011353 udelay(200);
11354}
11355
11356static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,
11357 struct intel_shared_dpll *pll)
11358{
11359 struct drm_device *dev = dev_priv->dev;
11360 struct intel_crtc *crtc;
Daniel Vettere7b903d2013-06-05 13:34:14 +020011361
11362 /* Make sure no transcoder isn't still depending on us. */
Damien Lespiaud3fcc802014-05-13 23:32:22 +010011363 for_each_intel_crtc(dev, crtc) {
Daniel Vettere7b903d2013-06-05 13:34:14 +020011364 if (intel_crtc_to_shared_dpll(crtc) == pll)
11365 assert_pch_transcoder_disabled(dev_priv, crtc->pipe);
11366 }
11367
Daniel Vetter15bdd4c2013-06-05 13:34:23 +020011368 I915_WRITE(PCH_DPLL(pll->id), 0);
11369 POSTING_READ(PCH_DPLL(pll->id));
Daniel Vettere7b903d2013-06-05 13:34:14 +020011370 udelay(200);
11371}
11372
Daniel Vetter46edb022013-06-05 13:34:12 +020011373static char *ibx_pch_dpll_names[] = {
11374 "PCH DPLL A",
11375 "PCH DPLL B",
11376};
11377
Daniel Vetter7c74ade2013-06-05 13:34:11 +020011378static void ibx_pch_dpll_init(struct drm_device *dev)
Jesse Barnesee7b9f92012-04-20 17:11:53 +010011379{
Daniel Vettere7b903d2013-06-05 13:34:14 +020011380 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnesee7b9f92012-04-20 17:11:53 +010011381 int i;
11382
Daniel Vetter7c74ade2013-06-05 13:34:11 +020011383 dev_priv->num_shared_dpll = 2;
Jesse Barnesee7b9f92012-04-20 17:11:53 +010011384
Daniel Vettere72f9fb2013-06-05 13:34:06 +020011385 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
Daniel Vetter46edb022013-06-05 13:34:12 +020011386 dev_priv->shared_dplls[i].id = i;
11387 dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i];
Daniel Vetter15bdd4c2013-06-05 13:34:23 +020011388 dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set;
Daniel Vettere7b903d2013-06-05 13:34:14 +020011389 dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable;
11390 dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable;
Daniel Vetter53589012013-06-05 13:34:16 +020011391 dev_priv->shared_dplls[i].get_hw_state =
11392 ibx_pch_dpll_get_hw_state;
Jesse Barnesee7b9f92012-04-20 17:11:53 +010011393 }
11394}
11395
Daniel Vetter7c74ade2013-06-05 13:34:11 +020011396static void intel_shared_dpll_init(struct drm_device *dev)
11397{
Daniel Vettere7b903d2013-06-05 13:34:14 +020011398 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetter7c74ade2013-06-05 13:34:11 +020011399
Daniel Vetter9cd86932014-06-25 22:01:57 +030011400 if (HAS_DDI(dev))
11401 intel_ddi_pll_init(dev);
11402 else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
Daniel Vetter7c74ade2013-06-05 13:34:11 +020011403 ibx_pch_dpll_init(dev);
11404 else
11405 dev_priv->num_shared_dpll = 0;
11406
11407 BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS);
Daniel Vetter7c74ade2013-06-05 13:34:11 +020011408}
11409
Matt Roper465c1202014-05-29 08:06:54 -070011410static int
11411intel_primary_plane_disable(struct drm_plane *plane)
11412{
11413 struct drm_device *dev = plane->dev;
11414 struct drm_i915_private *dev_priv = dev->dev_private;
11415 struct intel_plane *intel_plane = to_intel_plane(plane);
11416 struct intel_crtc *intel_crtc;
11417
11418 if (!plane->fb)
11419 return 0;
11420
11421 BUG_ON(!plane->crtc);
11422
11423 intel_crtc = to_intel_crtc(plane->crtc);
11424
11425 /*
11426 * Even though we checked plane->fb above, it's still possible that
11427 * the primary plane has been implicitly disabled because the crtc
11428 * coordinates given weren't visible, or because we detected
11429 * that it was 100% covered by a sprite plane. Or, the CRTC may be
11430 * off and we've set a fb, but haven't actually turned on the CRTC yet.
11431 * In either case, we need to unpin the FB and let the fb pointer get
11432 * updated, but otherwise we don't need to touch the hardware.
11433 */
11434 if (!intel_crtc->primary_enabled)
11435 goto disable_unpin;
11436
11437 intel_crtc_wait_for_pending_flips(plane->crtc);
11438 intel_disable_primary_hw_plane(dev_priv, intel_plane->plane,
11439 intel_plane->pipe);
Matt Roper465c1202014-05-29 08:06:54 -070011440disable_unpin:
Matt Roper4c345742014-07-09 16:22:10 -070011441 mutex_lock(&dev->struct_mutex);
Matt Roper2ff8fde2014-07-08 07:50:07 -070011442 i915_gem_track_fb(intel_fb_obj(plane->fb), NULL,
Daniel Vettera071fa02014-06-18 23:28:09 +020011443 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
Matt Roper2ff8fde2014-07-08 07:50:07 -070011444 intel_unpin_fb_obj(intel_fb_obj(plane->fb));
Matt Roper4c345742014-07-09 16:22:10 -070011445 mutex_unlock(&dev->struct_mutex);
Matt Roper465c1202014-05-29 08:06:54 -070011446 plane->fb = NULL;
11447
11448 return 0;
11449}
11450
11451static int
11452intel_primary_plane_setplane(struct drm_plane *plane, struct drm_crtc *crtc,
11453 struct drm_framebuffer *fb, int crtc_x, int crtc_y,
11454 unsigned int crtc_w, unsigned int crtc_h,
11455 uint32_t src_x, uint32_t src_y,
11456 uint32_t src_w, uint32_t src_h)
11457{
11458 struct drm_device *dev = crtc->dev;
11459 struct drm_i915_private *dev_priv = dev->dev_private;
11460 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11461 struct intel_plane *intel_plane = to_intel_plane(plane);
Matt Roper2ff8fde2014-07-08 07:50:07 -070011462 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
11463 struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->fb);
Matt Roper465c1202014-05-29 08:06:54 -070011464 struct drm_rect dest = {
11465 /* integer pixels */
11466 .x1 = crtc_x,
11467 .y1 = crtc_y,
11468 .x2 = crtc_x + crtc_w,
11469 .y2 = crtc_y + crtc_h,
11470 };
11471 struct drm_rect src = {
11472 /* 16.16 fixed point */
11473 .x1 = src_x,
11474 .y1 = src_y,
11475 .x2 = src_x + src_w,
11476 .y2 = src_y + src_h,
11477 };
11478 const struct drm_rect clip = {
11479 /* integer pixels */
11480 .x2 = intel_crtc->active ? intel_crtc->config.pipe_src_w : 0,
11481 .y2 = intel_crtc->active ? intel_crtc->config.pipe_src_h : 0,
11482 };
11483 bool visible;
11484 int ret;
11485
11486 ret = drm_plane_helper_check_update(plane, crtc, fb,
11487 &src, &dest, &clip,
11488 DRM_PLANE_HELPER_NO_SCALING,
11489 DRM_PLANE_HELPER_NO_SCALING,
11490 false, true, &visible);
11491
11492 if (ret)
11493 return ret;
11494
11495 /*
11496 * If the CRTC isn't enabled, we're just pinning the framebuffer,
11497 * updating the fb pointer, and returning without touching the
11498 * hardware. This allows us to later do a drmModeSetCrtc with fb=-1 to
11499 * turn on the display with all planes setup as desired.
11500 */
11501 if (!crtc->enabled) {
Matt Roper4c345742014-07-09 16:22:10 -070011502 mutex_lock(&dev->struct_mutex);
11503
Matt Roper465c1202014-05-29 08:06:54 -070011504 /*
11505 * If we already called setplane while the crtc was disabled,
11506 * we may have an fb pinned; unpin it.
11507 */
11508 if (plane->fb)
Daniel Vettera071fa02014-06-18 23:28:09 +020011509 intel_unpin_fb_obj(old_obj);
11510
11511 i915_gem_track_fb(old_obj, obj,
11512 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
Matt Roper465c1202014-05-29 08:06:54 -070011513
11514 /* Pin and return without programming hardware */
Matt Roper4c345742014-07-09 16:22:10 -070011515 ret = intel_pin_and_fence_fb_obj(dev, obj, NULL);
11516 mutex_unlock(&dev->struct_mutex);
11517
11518 return ret;
Matt Roper465c1202014-05-29 08:06:54 -070011519 }
11520
11521 intel_crtc_wait_for_pending_flips(crtc);
11522
11523 /*
11524 * If clipping results in a non-visible primary plane, we'll disable
11525 * the primary plane. Note that this is a bit different than what
11526 * happens if userspace explicitly disables the plane by passing fb=0
11527 * because plane->fb still gets set and pinned.
11528 */
11529 if (!visible) {
Matt Roper4c345742014-07-09 16:22:10 -070011530 mutex_lock(&dev->struct_mutex);
11531
Matt Roper465c1202014-05-29 08:06:54 -070011532 /*
11533 * Try to pin the new fb first so that we can bail out if we
11534 * fail.
11535 */
11536 if (plane->fb != fb) {
Daniel Vettera071fa02014-06-18 23:28:09 +020011537 ret = intel_pin_and_fence_fb_obj(dev, obj, NULL);
Matt Roper4c345742014-07-09 16:22:10 -070011538 if (ret) {
11539 mutex_unlock(&dev->struct_mutex);
Matt Roper465c1202014-05-29 08:06:54 -070011540 return ret;
Matt Roper4c345742014-07-09 16:22:10 -070011541 }
Matt Roper465c1202014-05-29 08:06:54 -070011542 }
11543
Daniel Vettera071fa02014-06-18 23:28:09 +020011544 i915_gem_track_fb(old_obj, obj,
11545 INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe));
11546
Matt Roper465c1202014-05-29 08:06:54 -070011547 if (intel_crtc->primary_enabled)
11548 intel_disable_primary_hw_plane(dev_priv,
11549 intel_plane->plane,
11550 intel_plane->pipe);
11551
11552
11553 if (plane->fb != fb)
11554 if (plane->fb)
Daniel Vettera071fa02014-06-18 23:28:09 +020011555 intel_unpin_fb_obj(old_obj);
Matt Roper465c1202014-05-29 08:06:54 -070011556
Matt Roper4c345742014-07-09 16:22:10 -070011557 mutex_unlock(&dev->struct_mutex);
11558
Matt Roper465c1202014-05-29 08:06:54 -070011559 return 0;
11560 }
11561
11562 ret = intel_pipe_set_base(crtc, src.x1, src.y1, fb);
11563 if (ret)
11564 return ret;
11565
11566 if (!intel_crtc->primary_enabled)
11567 intel_enable_primary_hw_plane(dev_priv, intel_crtc->plane,
11568 intel_crtc->pipe);
11569
11570 return 0;
11571}
11572
Matt Roper3d7d6512014-06-10 08:28:13 -070011573/* Common destruction function for both primary and cursor planes */
11574static void intel_plane_destroy(struct drm_plane *plane)
Matt Roper465c1202014-05-29 08:06:54 -070011575{
11576 struct intel_plane *intel_plane = to_intel_plane(plane);
11577 drm_plane_cleanup(plane);
11578 kfree(intel_plane);
11579}
11580
11581static const struct drm_plane_funcs intel_primary_plane_funcs = {
11582 .update_plane = intel_primary_plane_setplane,
11583 .disable_plane = intel_primary_plane_disable,
Matt Roper3d7d6512014-06-10 08:28:13 -070011584 .destroy = intel_plane_destroy,
Matt Roper465c1202014-05-29 08:06:54 -070011585};
11586
11587static struct drm_plane *intel_primary_plane_create(struct drm_device *dev,
11588 int pipe)
11589{
11590 struct intel_plane *primary;
11591 const uint32_t *intel_primary_formats;
11592 int num_formats;
11593
11594 primary = kzalloc(sizeof(*primary), GFP_KERNEL);
11595 if (primary == NULL)
11596 return NULL;
11597
11598 primary->can_scale = false;
11599 primary->max_downscale = 1;
11600 primary->pipe = pipe;
11601 primary->plane = pipe;
11602 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4)
11603 primary->plane = !pipe;
11604
11605 if (INTEL_INFO(dev)->gen <= 3) {
11606 intel_primary_formats = intel_primary_formats_gen2;
11607 num_formats = ARRAY_SIZE(intel_primary_formats_gen2);
11608 } else {
11609 intel_primary_formats = intel_primary_formats_gen4;
11610 num_formats = ARRAY_SIZE(intel_primary_formats_gen4);
11611 }
11612
11613 drm_universal_plane_init(dev, &primary->base, 0,
11614 &intel_primary_plane_funcs,
11615 intel_primary_formats, num_formats,
11616 DRM_PLANE_TYPE_PRIMARY);
11617 return &primary->base;
11618}
11619
Matt Roper3d7d6512014-06-10 08:28:13 -070011620static int
11621intel_cursor_plane_disable(struct drm_plane *plane)
11622{
11623 if (!plane->fb)
11624 return 0;
11625
11626 BUG_ON(!plane->crtc);
11627
11628 return intel_crtc_cursor_set_obj(plane->crtc, NULL, 0, 0);
11629}
11630
11631static int
11632intel_cursor_plane_update(struct drm_plane *plane, struct drm_crtc *crtc,
11633 struct drm_framebuffer *fb, int crtc_x, int crtc_y,
11634 unsigned int crtc_w, unsigned int crtc_h,
11635 uint32_t src_x, uint32_t src_y,
11636 uint32_t src_w, uint32_t src_h)
11637{
11638 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11639 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
11640 struct drm_i915_gem_object *obj = intel_fb->obj;
11641 struct drm_rect dest = {
11642 /* integer pixels */
11643 .x1 = crtc_x,
11644 .y1 = crtc_y,
11645 .x2 = crtc_x + crtc_w,
11646 .y2 = crtc_y + crtc_h,
11647 };
11648 struct drm_rect src = {
11649 /* 16.16 fixed point */
11650 .x1 = src_x,
11651 .y1 = src_y,
11652 .x2 = src_x + src_w,
11653 .y2 = src_y + src_h,
11654 };
11655 const struct drm_rect clip = {
11656 /* integer pixels */
11657 .x2 = intel_crtc->config.pipe_src_w,
11658 .y2 = intel_crtc->config.pipe_src_h,
11659 };
11660 bool visible;
11661 int ret;
11662
11663 ret = drm_plane_helper_check_update(plane, crtc, fb,
11664 &src, &dest, &clip,
11665 DRM_PLANE_HELPER_NO_SCALING,
11666 DRM_PLANE_HELPER_NO_SCALING,
11667 true, true, &visible);
11668 if (ret)
11669 return ret;
11670
11671 crtc->cursor_x = crtc_x;
11672 crtc->cursor_y = crtc_y;
11673 if (fb != crtc->cursor->fb) {
11674 return intel_crtc_cursor_set_obj(crtc, obj, crtc_w, crtc_h);
11675 } else {
11676 intel_crtc_update_cursor(crtc, visible);
11677 return 0;
11678 }
11679}
11680static const struct drm_plane_funcs intel_cursor_plane_funcs = {
11681 .update_plane = intel_cursor_plane_update,
11682 .disable_plane = intel_cursor_plane_disable,
11683 .destroy = intel_plane_destroy,
11684};
11685
11686static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev,
11687 int pipe)
11688{
11689 struct intel_plane *cursor;
11690
11691 cursor = kzalloc(sizeof(*cursor), GFP_KERNEL);
11692 if (cursor == NULL)
11693 return NULL;
11694
11695 cursor->can_scale = false;
11696 cursor->max_downscale = 1;
11697 cursor->pipe = pipe;
11698 cursor->plane = pipe;
11699
11700 drm_universal_plane_init(dev, &cursor->base, 0,
11701 &intel_cursor_plane_funcs,
11702 intel_cursor_formats,
11703 ARRAY_SIZE(intel_cursor_formats),
11704 DRM_PLANE_TYPE_CURSOR);
11705 return &cursor->base;
11706}
11707
Hannes Ederb358d0a2008-12-18 21:18:47 +010011708static void intel_crtc_init(struct drm_device *dev, int pipe)
Jesse Barnes79e53942008-11-07 14:24:08 -080011709{
Jani Nikulafbee40d2014-03-31 14:27:18 +030011710 struct drm_i915_private *dev_priv = dev->dev_private;
Jesse Barnes79e53942008-11-07 14:24:08 -080011711 struct intel_crtc *intel_crtc;
Matt Roper3d7d6512014-06-10 08:28:13 -070011712 struct drm_plane *primary = NULL;
11713 struct drm_plane *cursor = NULL;
Matt Roper465c1202014-05-29 08:06:54 -070011714 int i, ret;
Jesse Barnes79e53942008-11-07 14:24:08 -080011715
Daniel Vetter955382f2013-09-19 14:05:45 +020011716 intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL);
Jesse Barnes79e53942008-11-07 14:24:08 -080011717 if (intel_crtc == NULL)
11718 return;
11719
Matt Roper465c1202014-05-29 08:06:54 -070011720 primary = intel_primary_plane_create(dev, pipe);
Matt Roper3d7d6512014-06-10 08:28:13 -070011721 if (!primary)
11722 goto fail;
11723
11724 cursor = intel_cursor_plane_create(dev, pipe);
11725 if (!cursor)
11726 goto fail;
11727
Matt Roper465c1202014-05-29 08:06:54 -070011728 ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary,
Matt Roper3d7d6512014-06-10 08:28:13 -070011729 cursor, &intel_crtc_funcs);
11730 if (ret)
11731 goto fail;
Jesse Barnes79e53942008-11-07 14:24:08 -080011732
11733 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
Jesse Barnes79e53942008-11-07 14:24:08 -080011734 for (i = 0; i < 256; i++) {
11735 intel_crtc->lut_r[i] = i;
11736 intel_crtc->lut_g[i] = i;
11737 intel_crtc->lut_b[i] = i;
11738 }
11739
Ville Syrjälä1f1c2e22013-11-28 17:30:01 +020011740 /*
11741 * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port
Daniel Vetter8c0f92e2014-06-16 02:08:26 +020011742 * is hooked to pipe B. Hence we want plane A feeding pipe B.
Ville Syrjälä1f1c2e22013-11-28 17:30:01 +020011743 */
Jesse Barnes80824002009-09-10 15:28:06 -070011744 intel_crtc->pipe = pipe;
11745 intel_crtc->plane = pipe;
Daniel Vetter3a77c4c2014-01-10 08:50:12 +010011746 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) {
Zhao Yakui28c97732009-10-09 11:39:41 +080011747 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
Chris Wilsone2e767a2010-09-13 16:53:12 +010011748 intel_crtc->plane = !pipe;
Jesse Barnes80824002009-09-10 15:28:06 -070011749 }
11750
Chris Wilson4b0e3332014-05-30 16:35:26 +030011751 intel_crtc->cursor_base = ~0;
11752 intel_crtc->cursor_cntl = ~0;
11753
Ville Syrjälä8d7849d2014-04-29 13:35:46 +030011754 init_waitqueue_head(&intel_crtc->vbl_wait);
11755
Jesse Barnes22fd0fa2009-12-02 13:42:53 -080011756 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
11757 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
11758 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
11759 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
11760
Jesse Barnes79e53942008-11-07 14:24:08 -080011761 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
Daniel Vetter87b6b102014-05-15 15:33:46 +020011762
11763 WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe);
Matt Roper3d7d6512014-06-10 08:28:13 -070011764 return;
11765
11766fail:
11767 if (primary)
11768 drm_plane_cleanup(primary);
11769 if (cursor)
11770 drm_plane_cleanup(cursor);
11771 kfree(intel_crtc);
Jesse Barnes79e53942008-11-07 14:24:08 -080011772}
11773
Jesse Barnes752aa882013-10-31 18:55:49 +020011774enum pipe intel_get_pipe_from_connector(struct intel_connector *connector)
11775{
11776 struct drm_encoder *encoder = connector->base.encoder;
Daniel Vetter6e9f7982014-05-29 23:54:47 +020011777 struct drm_device *dev = connector->base.dev;
Jesse Barnes752aa882013-10-31 18:55:49 +020011778
Rob Clark51fd3712013-11-19 12:10:12 -050011779 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
Jesse Barnes752aa882013-10-31 18:55:49 +020011780
11781 if (!encoder)
11782 return INVALID_PIPE;
11783
11784 return to_intel_crtc(encoder->crtc)->pipe;
11785}
11786
Carl Worth08d7b3d2009-04-29 14:43:54 -070011787int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
Chris Wilson05394f32010-11-08 19:18:58 +000011788 struct drm_file *file)
Carl Worth08d7b3d2009-04-29 14:43:54 -070011789{
Carl Worth08d7b3d2009-04-29 14:43:54 -070011790 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
Daniel Vetterc05422d2009-08-11 16:05:30 +020011791 struct drm_mode_object *drmmode_obj;
11792 struct intel_crtc *crtc;
Carl Worth08d7b3d2009-04-29 14:43:54 -070011793
Daniel Vetter1cff8f62012-04-24 09:55:08 +020011794 if (!drm_core_check_feature(dev, DRIVER_MODESET))
11795 return -ENODEV;
Carl Worth08d7b3d2009-04-29 14:43:54 -070011796
Daniel Vetterc05422d2009-08-11 16:05:30 +020011797 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
11798 DRM_MODE_OBJECT_CRTC);
Carl Worth08d7b3d2009-04-29 14:43:54 -070011799
Daniel Vetterc05422d2009-08-11 16:05:30 +020011800 if (!drmmode_obj) {
Carl Worth08d7b3d2009-04-29 14:43:54 -070011801 DRM_ERROR("no such CRTC id\n");
Ville Syrjälä3f2c2052013-10-17 13:35:03 +030011802 return -ENOENT;
Carl Worth08d7b3d2009-04-29 14:43:54 -070011803 }
11804
Daniel Vetterc05422d2009-08-11 16:05:30 +020011805 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
11806 pipe_from_crtc_id->pipe = crtc->pipe;
Carl Worth08d7b3d2009-04-29 14:43:54 -070011807
Daniel Vetterc05422d2009-08-11 16:05:30 +020011808 return 0;
Carl Worth08d7b3d2009-04-29 14:43:54 -070011809}
11810
Daniel Vetter66a92782012-07-12 20:08:18 +020011811static int intel_encoder_clones(struct intel_encoder *encoder)
Jesse Barnes79e53942008-11-07 14:24:08 -080011812{
Daniel Vetter66a92782012-07-12 20:08:18 +020011813 struct drm_device *dev = encoder->base.dev;
11814 struct intel_encoder *source_encoder;
Jesse Barnes79e53942008-11-07 14:24:08 -080011815 int index_mask = 0;
Jesse Barnes79e53942008-11-07 14:24:08 -080011816 int entry = 0;
11817
Daniel Vetter66a92782012-07-12 20:08:18 +020011818 list_for_each_entry(source_encoder,
11819 &dev->mode_config.encoder_list, base.head) {
Ville Syrjäläbc079e82014-03-03 16:15:28 +020011820 if (encoders_cloneable(encoder, source_encoder))
Daniel Vetter66a92782012-07-12 20:08:18 +020011821 index_mask |= (1 << entry);
11822
Jesse Barnes79e53942008-11-07 14:24:08 -080011823 entry++;
11824 }
Chris Wilson4ef69c72010-09-09 15:14:28 +010011825
Jesse Barnes79e53942008-11-07 14:24:08 -080011826 return index_mask;
11827}
11828
Chris Wilson4d302442010-12-14 19:21:29 +000011829static bool has_edp_a(struct drm_device *dev)
11830{
11831 struct drm_i915_private *dev_priv = dev->dev_private;
11832
11833 if (!IS_MOBILE(dev))
11834 return false;
11835
11836 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
11837 return false;
11838
Damien Lespiaue3589902014-02-07 19:12:50 +000011839 if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE))
Chris Wilson4d302442010-12-14 19:21:29 +000011840 return false;
11841
11842 return true;
11843}
11844
Damien Lespiauba0fbca2014-01-08 14:18:23 +000011845const char *intel_output_name(int output)
11846{
11847 static const char *names[] = {
11848 [INTEL_OUTPUT_UNUSED] = "Unused",
11849 [INTEL_OUTPUT_ANALOG] = "Analog",
11850 [INTEL_OUTPUT_DVO] = "DVO",
11851 [INTEL_OUTPUT_SDVO] = "SDVO",
11852 [INTEL_OUTPUT_LVDS] = "LVDS",
11853 [INTEL_OUTPUT_TVOUT] = "TV",
11854 [INTEL_OUTPUT_HDMI] = "HDMI",
11855 [INTEL_OUTPUT_DISPLAYPORT] = "DisplayPort",
11856 [INTEL_OUTPUT_EDP] = "eDP",
11857 [INTEL_OUTPUT_DSI] = "DSI",
11858 [INTEL_OUTPUT_UNKNOWN] = "Unknown",
11859 };
11860
11861 if (output < 0 || output >= ARRAY_SIZE(names) || !names[output])
11862 return "Invalid";
11863
11864 return names[output];
11865}
11866
Jesse Barnes84b4e042014-06-25 08:24:29 -070011867static bool intel_crt_present(struct drm_device *dev)
11868{
11869 struct drm_i915_private *dev_priv = dev->dev_private;
11870
11871 if (IS_ULT(dev))
11872 return false;
11873
11874 if (IS_CHERRYVIEW(dev))
11875 return false;
11876
11877 if (IS_VALLEYVIEW(dev) && !dev_priv->vbt.int_crt_support)
11878 return false;
11879
11880 return true;
11881}
11882
Jesse Barnes79e53942008-11-07 14:24:08 -080011883static void intel_setup_outputs(struct drm_device *dev)
11884{
Eric Anholt725e30a2009-01-22 13:01:02 -080011885 struct drm_i915_private *dev_priv = dev->dev_private;
Chris Wilson4ef69c72010-09-09 15:14:28 +010011886 struct intel_encoder *encoder;
Adam Jacksoncb0953d2010-07-16 14:46:29 -040011887 bool dpd_is_edp = false;
Jesse Barnes79e53942008-11-07 14:24:08 -080011888
Daniel Vetterc9093352013-06-06 22:22:47 +020011889 intel_lvds_init(dev);
Jesse Barnes79e53942008-11-07 14:24:08 -080011890
Jesse Barnes84b4e042014-06-25 08:24:29 -070011891 if (intel_crt_present(dev))
Paulo Zanoni79935fc2012-11-20 13:27:40 -020011892 intel_crt_init(dev);
Adam Jacksoncb0953d2010-07-16 14:46:29 -040011893
Paulo Zanoniaffa9352012-11-23 15:30:39 -020011894 if (HAS_DDI(dev)) {
Eugeni Dodonov0e72a5b2012-05-09 15:37:27 -030011895 int found;
11896
11897 /* Haswell uses DDI functions to detect digital outputs */
11898 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
11899 /* DDI A only supports eDP */
11900 if (found)
11901 intel_ddi_init(dev, PORT_A);
11902
11903 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
11904 * register */
11905 found = I915_READ(SFUSE_STRAP);
11906
11907 if (found & SFUSE_STRAP_DDIB_DETECTED)
11908 intel_ddi_init(dev, PORT_B);
11909 if (found & SFUSE_STRAP_DDIC_DETECTED)
11910 intel_ddi_init(dev, PORT_C);
11911 if (found & SFUSE_STRAP_DDID_DETECTED)
11912 intel_ddi_init(dev, PORT_D);
11913 } else if (HAS_PCH_SPLIT(dev)) {
Adam Jacksoncb0953d2010-07-16 14:46:29 -040011914 int found;
Ville Syrjälä5d8a7752013-11-01 18:22:39 +020011915 dpd_is_edp = intel_dp_is_edp(dev, PORT_D);
Daniel Vetter270b3042012-10-27 15:52:05 +020011916
11917 if (has_edp_a(dev))
11918 intel_dp_init(dev, DP_A, PORT_A);
Adam Jacksoncb0953d2010-07-16 14:46:29 -040011919
Paulo Zanonidc0fa712013-02-19 16:21:46 -030011920 if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) {
Zhao Yakui461ed3c2010-03-30 15:11:33 +080011921 /* PCH SDVOB multiplex with HDMIB */
Daniel Vettereef4eac2012-03-23 23:43:35 +010011922 found = intel_sdvo_init(dev, PCH_SDVOB, true);
Zhenyu Wang30ad48b2009-06-05 15:38:43 +080011923 if (!found)
Paulo Zanonie2debe92013-02-18 19:00:27 -030011924 intel_hdmi_init(dev, PCH_HDMIB, PORT_B);
Zhenyu Wang5eb08b62009-07-24 01:00:31 +080011925 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
Paulo Zanoniab9d7c32012-07-17 17:53:45 -030011926 intel_dp_init(dev, PCH_DP_B, PORT_B);
Zhenyu Wang30ad48b2009-06-05 15:38:43 +080011927 }
11928
Paulo Zanonidc0fa712013-02-19 16:21:46 -030011929 if (I915_READ(PCH_HDMIC) & SDVO_DETECTED)
Paulo Zanonie2debe92013-02-18 19:00:27 -030011930 intel_hdmi_init(dev, PCH_HDMIC, PORT_C);
Zhenyu Wang30ad48b2009-06-05 15:38:43 +080011931
Paulo Zanonidc0fa712013-02-19 16:21:46 -030011932 if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED)
Paulo Zanonie2debe92013-02-18 19:00:27 -030011933 intel_hdmi_init(dev, PCH_HDMID, PORT_D);
Zhenyu Wang30ad48b2009-06-05 15:38:43 +080011934
Zhenyu Wang5eb08b62009-07-24 01:00:31 +080011935 if (I915_READ(PCH_DP_C) & DP_DETECTED)
Paulo Zanoniab9d7c32012-07-17 17:53:45 -030011936 intel_dp_init(dev, PCH_DP_C, PORT_C);
Zhenyu Wang5eb08b62009-07-24 01:00:31 +080011937
Daniel Vetter270b3042012-10-27 15:52:05 +020011938 if (I915_READ(PCH_DP_D) & DP_DETECTED)
Paulo Zanoniab9d7c32012-07-17 17:53:45 -030011939 intel_dp_init(dev, PCH_DP_D, PORT_D);
Jesse Barnes4a87d652012-06-15 11:55:16 -070011940 } else if (IS_VALLEYVIEW(dev)) {
Artem Bityutskiy585a94b2013-10-16 18:10:41 +030011941 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED) {
11942 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB,
11943 PORT_B);
11944 if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED)
11945 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B);
11946 }
11947
Jesse Barnes6f6005a2013-08-09 09:34:35 -070011948 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED) {
11949 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC,
11950 PORT_C);
11951 if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED)
Ville Syrjälä5d8a7752013-11-01 18:22:39 +020011952 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C);
Jesse Barnes6f6005a2013-08-09 09:34:35 -070011953 }
Gajanan Bhat19c03922012-09-27 19:13:07 +053011954
Ville Syrjälä9418c1f2014-04-09 13:28:56 +030011955 if (IS_CHERRYVIEW(dev)) {
11956 if (I915_READ(VLV_DISPLAY_BASE + CHV_HDMID) & SDVO_DETECTED) {
11957 intel_hdmi_init(dev, VLV_DISPLAY_BASE + CHV_HDMID,
11958 PORT_D);
11959 if (I915_READ(VLV_DISPLAY_BASE + DP_D) & DP_DETECTED)
11960 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_D, PORT_D);
11961 }
11962 }
11963
Jani Nikula3cfca972013-08-27 15:12:26 +030011964 intel_dsi_init(dev);
Zhenyu Wang103a1962009-11-27 11:44:36 +080011965 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
Ma Ling27185ae2009-08-24 13:50:23 +080011966 bool found = false;
Eric Anholt7d573822009-01-02 13:33:00 -080011967
Paulo Zanonie2debe92013-02-18 19:00:27 -030011968 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011969 DRM_DEBUG_KMS("probing SDVOB\n");
Paulo Zanonie2debe92013-02-18 19:00:27 -030011970 found = intel_sdvo_init(dev, GEN3_SDVOB, true);
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011971 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
11972 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
Paulo Zanonie2debe92013-02-18 19:00:27 -030011973 intel_hdmi_init(dev, GEN4_HDMIB, PORT_B);
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011974 }
Ma Ling27185ae2009-08-24 13:50:23 +080011975
Imre Deake7281ea2013-05-08 13:14:08 +030011976 if (!found && SUPPORTS_INTEGRATED_DP(dev))
Paulo Zanoniab9d7c32012-07-17 17:53:45 -030011977 intel_dp_init(dev, DP_B, PORT_B);
Eric Anholt725e30a2009-01-22 13:01:02 -080011978 }
Kristian Høgsberg13520b02009-03-13 15:42:14 -040011979
11980 /* Before G4X SDVOC doesn't have its own detect register */
Kristian Høgsberg13520b02009-03-13 15:42:14 -040011981
Paulo Zanonie2debe92013-02-18 19:00:27 -030011982 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011983 DRM_DEBUG_KMS("probing SDVOC\n");
Paulo Zanonie2debe92013-02-18 19:00:27 -030011984 found = intel_sdvo_init(dev, GEN3_SDVOC, false);
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011985 }
Ma Ling27185ae2009-08-24 13:50:23 +080011986
Paulo Zanonie2debe92013-02-18 19:00:27 -030011987 if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) {
Ma Ling27185ae2009-08-24 13:50:23 +080011988
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011989 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
11990 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
Paulo Zanonie2debe92013-02-18 19:00:27 -030011991 intel_hdmi_init(dev, GEN4_HDMIC, PORT_C);
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011992 }
Imre Deake7281ea2013-05-08 13:14:08 +030011993 if (SUPPORTS_INTEGRATED_DP(dev))
Paulo Zanoniab9d7c32012-07-17 17:53:45 -030011994 intel_dp_init(dev, DP_C, PORT_C);
Eric Anholt725e30a2009-01-22 13:01:02 -080011995 }
Ma Ling27185ae2009-08-24 13:50:23 +080011996
Jesse Barnesb01f2c32009-12-11 11:07:17 -080011997 if (SUPPORTS_INTEGRATED_DP(dev) &&
Imre Deake7281ea2013-05-08 13:14:08 +030011998 (I915_READ(DP_D) & DP_DETECTED))
Paulo Zanoniab9d7c32012-07-17 17:53:45 -030011999 intel_dp_init(dev, DP_D, PORT_D);
Eric Anholtbad720f2009-10-22 16:11:14 -070012000 } else if (IS_GEN2(dev))
Jesse Barnes79e53942008-11-07 14:24:08 -080012001 intel_dvo_init(dev);
12002
Zhenyu Wang103a1962009-11-27 11:44:36 +080012003 if (SUPPORTS_TV(dev))
Jesse Barnes79e53942008-11-07 14:24:08 -080012004 intel_tv_init(dev);
12005
Rodrigo Vivi7c8f8a72014-06-13 05:10:03 -070012006 intel_edp_psr_init(dev);
12007
Chris Wilson4ef69c72010-09-09 15:14:28 +010012008 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
12009 encoder->base.possible_crtcs = encoder->crtc_mask;
12010 encoder->base.possible_clones =
Daniel Vetter66a92782012-07-12 20:08:18 +020012011 intel_encoder_clones(encoder);
Jesse Barnes79e53942008-11-07 14:24:08 -080012012 }
Chris Wilson47356eb2011-01-11 17:06:04 +000012013
Paulo Zanonidde86e22012-12-01 12:04:25 -020012014 intel_init_pch_refclk(dev);
Daniel Vetter270b3042012-10-27 15:52:05 +020012015
12016 drm_helper_move_panel_connectors_to_head(dev);
Jesse Barnes79e53942008-11-07 14:24:08 -080012017}
12018
12019static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
12020{
Ville Syrjälä60a5ca02014-06-13 11:10:53 +030012021 struct drm_device *dev = fb->dev;
Jesse Barnes79e53942008-11-07 14:24:08 -080012022 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
Jesse Barnes79e53942008-11-07 14:24:08 -080012023
Daniel Vetteref2d6332014-02-10 18:00:38 +010012024 drm_framebuffer_cleanup(fb);
Ville Syrjälä60a5ca02014-06-13 11:10:53 +030012025 mutex_lock(&dev->struct_mutex);
Daniel Vetteref2d6332014-02-10 18:00:38 +010012026 WARN_ON(!intel_fb->obj->framebuffer_references--);
Ville Syrjälä60a5ca02014-06-13 11:10:53 +030012027 drm_gem_object_unreference(&intel_fb->obj->base);
12028 mutex_unlock(&dev->struct_mutex);
Jesse Barnes79e53942008-11-07 14:24:08 -080012029 kfree(intel_fb);
12030}
12031
12032static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
Chris Wilson05394f32010-11-08 19:18:58 +000012033 struct drm_file *file,
Jesse Barnes79e53942008-11-07 14:24:08 -080012034 unsigned int *handle)
12035{
12036 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
Chris Wilson05394f32010-11-08 19:18:58 +000012037 struct drm_i915_gem_object *obj = intel_fb->obj;
Jesse Barnes79e53942008-11-07 14:24:08 -080012038
Chris Wilson05394f32010-11-08 19:18:58 +000012039 return drm_gem_handle_create(file, &obj->base, handle);
Jesse Barnes79e53942008-11-07 14:24:08 -080012040}
12041
12042static const struct drm_framebuffer_funcs intel_fb_funcs = {
12043 .destroy = intel_user_framebuffer_destroy,
12044 .create_handle = intel_user_framebuffer_create_handle,
12045};
12046
Daniel Vetterb5ea6422014-03-02 21:18:00 +010012047static int intel_framebuffer_init(struct drm_device *dev,
12048 struct intel_framebuffer *intel_fb,
12049 struct drm_mode_fb_cmd2 *mode_cmd,
12050 struct drm_i915_gem_object *obj)
Jesse Barnes79e53942008-11-07 14:24:08 -080012051{
Jesse Barnesa57ce0b2014-02-07 12:10:35 -080012052 int aligned_height;
Chris Wilsona35cdaa2013-06-25 17:26:45 +010012053 int pitch_limit;
Jesse Barnes79e53942008-11-07 14:24:08 -080012054 int ret;
12055
Daniel Vetterdd4916c2013-10-09 21:23:51 +020012056 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
12057
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012058 if (obj->tiling_mode == I915_TILING_Y) {
12059 DRM_DEBUG("hardware does not support tiling Y\n");
Chris Wilson57cd6502010-08-08 12:34:44 +010012060 return -EINVAL;
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012061 }
Chris Wilson57cd6502010-08-08 12:34:44 +010012062
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012063 if (mode_cmd->pitches[0] & 63) {
12064 DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n",
12065 mode_cmd->pitches[0]);
Chris Wilson57cd6502010-08-08 12:34:44 +010012066 return -EINVAL;
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012067 }
Chris Wilson57cd6502010-08-08 12:34:44 +010012068
Chris Wilsona35cdaa2013-06-25 17:26:45 +010012069 if (INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev)) {
12070 pitch_limit = 32*1024;
12071 } else if (INTEL_INFO(dev)->gen >= 4) {
12072 if (obj->tiling_mode)
12073 pitch_limit = 16*1024;
12074 else
12075 pitch_limit = 32*1024;
12076 } else if (INTEL_INFO(dev)->gen >= 3) {
12077 if (obj->tiling_mode)
12078 pitch_limit = 8*1024;
12079 else
12080 pitch_limit = 16*1024;
12081 } else
12082 /* XXX DSPC is limited to 4k tiled */
12083 pitch_limit = 8*1024;
12084
12085 if (mode_cmd->pitches[0] > pitch_limit) {
12086 DRM_DEBUG("%s pitch (%d) must be at less than %d\n",
12087 obj->tiling_mode ? "tiled" : "linear",
12088 mode_cmd->pitches[0], pitch_limit);
Ville Syrjälä5d7bd702012-10-31 17:50:18 +020012089 return -EINVAL;
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012090 }
Ville Syrjälä5d7bd702012-10-31 17:50:18 +020012091
12092 if (obj->tiling_mode != I915_TILING_NONE &&
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012093 mode_cmd->pitches[0] != obj->stride) {
12094 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
12095 mode_cmd->pitches[0], obj->stride);
Ville Syrjälä5d7bd702012-10-31 17:50:18 +020012096 return -EINVAL;
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012097 }
Ville Syrjälä5d7bd702012-10-31 17:50:18 +020012098
Ville Syrjälä57779d02012-10-31 17:50:14 +020012099 /* Reject formats not supported by any plane early. */
Jesse Barnes308e5bc2011-11-14 14:51:28 -080012100 switch (mode_cmd->pixel_format) {
Ville Syrjälä57779d02012-10-31 17:50:14 +020012101 case DRM_FORMAT_C8:
Ville Syrjälä04b39242011-11-17 18:05:13 +020012102 case DRM_FORMAT_RGB565:
12103 case DRM_FORMAT_XRGB8888:
12104 case DRM_FORMAT_ARGB8888:
Ville Syrjälä57779d02012-10-31 17:50:14 +020012105 break;
12106 case DRM_FORMAT_XRGB1555:
12107 case DRM_FORMAT_ARGB1555:
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012108 if (INTEL_INFO(dev)->gen > 3) {
Ville Syrjälä4ee62c72013-06-07 15:43:05 +000012109 DRM_DEBUG("unsupported pixel format: %s\n",
12110 drm_get_format_name(mode_cmd->pixel_format));
Ville Syrjälä57779d02012-10-31 17:50:14 +020012111 return -EINVAL;
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012112 }
Ville Syrjälä57779d02012-10-31 17:50:14 +020012113 break;
12114 case DRM_FORMAT_XBGR8888:
12115 case DRM_FORMAT_ABGR8888:
Ville Syrjälä04b39242011-11-17 18:05:13 +020012116 case DRM_FORMAT_XRGB2101010:
12117 case DRM_FORMAT_ARGB2101010:
Ville Syrjälä57779d02012-10-31 17:50:14 +020012118 case DRM_FORMAT_XBGR2101010:
12119 case DRM_FORMAT_ABGR2101010:
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012120 if (INTEL_INFO(dev)->gen < 4) {
Ville Syrjälä4ee62c72013-06-07 15:43:05 +000012121 DRM_DEBUG("unsupported pixel format: %s\n",
12122 drm_get_format_name(mode_cmd->pixel_format));
Ville Syrjälä57779d02012-10-31 17:50:14 +020012123 return -EINVAL;
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012124 }
Jesse Barnesb5626742011-06-24 12:19:27 -070012125 break;
Ville Syrjälä04b39242011-11-17 18:05:13 +020012126 case DRM_FORMAT_YUYV:
12127 case DRM_FORMAT_UYVY:
12128 case DRM_FORMAT_YVYU:
12129 case DRM_FORMAT_VYUY:
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012130 if (INTEL_INFO(dev)->gen < 5) {
Ville Syrjälä4ee62c72013-06-07 15:43:05 +000012131 DRM_DEBUG("unsupported pixel format: %s\n",
12132 drm_get_format_name(mode_cmd->pixel_format));
Ville Syrjälä57779d02012-10-31 17:50:14 +020012133 return -EINVAL;
Chris Wilsonc16ed4b2012-12-18 22:13:14 +000012134 }
Chris Wilson57cd6502010-08-08 12:34:44 +010012135 break;
12136 default:
Ville Syrjälä4ee62c72013-06-07 15:43:05 +000012137 DRM_DEBUG("unsupported pixel format: %s\n",
12138 drm_get_format_name(mode_cmd->pixel_format));
Chris Wilson57cd6502010-08-08 12:34:44 +010012139 return -EINVAL;
12140 }
12141
Ville Syrjälä90f9a332012-10-31 17:50:19 +020012142 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
12143 if (mode_cmd->offsets[0] != 0)
12144 return -EINVAL;
12145
Jesse Barnesa57ce0b2014-02-07 12:10:35 -080012146 aligned_height = intel_align_height(dev, mode_cmd->height,
12147 obj->tiling_mode);
Daniel Vetter53155c02013-10-09 21:55:33 +020012148 /* FIXME drm helper for size checks (especially planar formats)? */
12149 if (obj->base.size < aligned_height * mode_cmd->pitches[0])
12150 return -EINVAL;
12151
Daniel Vetterc7d73f62012-12-13 23:38:38 +010012152 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
12153 intel_fb->obj = obj;
Daniel Vetter80075d42013-10-09 21:23:52 +020012154 intel_fb->obj->framebuffer_references++;
Daniel Vetterc7d73f62012-12-13 23:38:38 +010012155
Jesse Barnes79e53942008-11-07 14:24:08 -080012156 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
12157 if (ret) {
12158 DRM_ERROR("framebuffer init failed %d\n", ret);
12159 return ret;
12160 }
12161
Jesse Barnes79e53942008-11-07 14:24:08 -080012162 return 0;
12163}
12164
Jesse Barnes79e53942008-11-07 14:24:08 -080012165static struct drm_framebuffer *
12166intel_user_framebuffer_create(struct drm_device *dev,
12167 struct drm_file *filp,
Jesse Barnes308e5bc2011-11-14 14:51:28 -080012168 struct drm_mode_fb_cmd2 *mode_cmd)
Jesse Barnes79e53942008-11-07 14:24:08 -080012169{
Chris Wilson05394f32010-11-08 19:18:58 +000012170 struct drm_i915_gem_object *obj;
Jesse Barnes79e53942008-11-07 14:24:08 -080012171
Jesse Barnes308e5bc2011-11-14 14:51:28 -080012172 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
12173 mode_cmd->handles[0]));
Chris Wilsonc8725222011-02-19 11:31:06 +000012174 if (&obj->base == NULL)
Chris Wilsoncce13ff2010-08-08 13:36:38 +010012175 return ERR_PTR(-ENOENT);
Jesse Barnes79e53942008-11-07 14:24:08 -080012176
Chris Wilsond2dff872011-04-19 08:36:26 +010012177 return intel_framebuffer_create(dev, mode_cmd, obj);
Jesse Barnes79e53942008-11-07 14:24:08 -080012178}
12179
Daniel Vetter4520f532013-10-09 09:18:51 +020012180#ifndef CONFIG_DRM_I915_FBDEV
Daniel Vetter0632fef2013-10-08 17:44:49 +020012181static inline void intel_fbdev_output_poll_changed(struct drm_device *dev)
Daniel Vetter4520f532013-10-09 09:18:51 +020012182{
12183}
12184#endif
12185
Jesse Barnes79e53942008-11-07 14:24:08 -080012186static const struct drm_mode_config_funcs intel_mode_funcs = {
Jesse Barnes79e53942008-11-07 14:24:08 -080012187 .fb_create = intel_user_framebuffer_create,
Daniel Vetter0632fef2013-10-08 17:44:49 +020012188 .output_poll_changed = intel_fbdev_output_poll_changed,
Jesse Barnes79e53942008-11-07 14:24:08 -080012189};
12190
Jesse Barnese70236a2009-09-21 10:42:27 -070012191/* Set up chip specific display functions */
12192static void intel_init_display(struct drm_device *dev)
12193{
12194 struct drm_i915_private *dev_priv = dev->dev_private;
12195
Daniel Vetteree9300b2013-06-03 22:40:22 +020012196 if (HAS_PCH_SPLIT(dev) || IS_G4X(dev))
12197 dev_priv->display.find_dpll = g4x_find_best_dpll;
Chon Ming Leeef9348c2014-04-09 13:28:18 +030012198 else if (IS_CHERRYVIEW(dev))
12199 dev_priv->display.find_dpll = chv_find_best_dpll;
Daniel Vetteree9300b2013-06-03 22:40:22 +020012200 else if (IS_VALLEYVIEW(dev))
12201 dev_priv->display.find_dpll = vlv_find_best_dpll;
12202 else if (IS_PINEVIEW(dev))
12203 dev_priv->display.find_dpll = pnv_find_best_dpll;
12204 else
12205 dev_priv->display.find_dpll = i9xx_find_best_dpll;
12206
Paulo Zanoniaffa9352012-11-23 15:30:39 -020012207 if (HAS_DDI(dev)) {
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010012208 dev_priv->display.get_pipe_config = haswell_get_pipe_config;
Jesse Barnes4c6baa52014-03-07 08:57:50 -080012209 dev_priv->display.get_plane_config = ironlake_get_plane_config;
Paulo Zanoni09b4ddf2012-10-05 12:05:55 -030012210 dev_priv->display.crtc_mode_set = haswell_crtc_mode_set;
Paulo Zanoni4f771f12012-10-23 18:29:51 -020012211 dev_priv->display.crtc_enable = haswell_crtc_enable;
12212 dev_priv->display.crtc_disable = haswell_crtc_disable;
Daniel Vetterdf8ad702014-06-25 22:02:03 +030012213 dev_priv->display.off = ironlake_crtc_off;
Matt Roper262ca2b2014-03-18 17:22:55 -070012214 dev_priv->display.update_primary_plane =
12215 ironlake_update_primary_plane;
Paulo Zanoni09b4ddf2012-10-05 12:05:55 -030012216 } else if (HAS_PCH_SPLIT(dev)) {
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010012217 dev_priv->display.get_pipe_config = ironlake_get_pipe_config;
Jesse Barnes4c6baa52014-03-07 08:57:50 -080012218 dev_priv->display.get_plane_config = ironlake_get_plane_config;
Eric Anholtf564048e2011-03-30 13:01:02 -070012219 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
Daniel Vetter76e5a892012-06-29 22:39:33 +020012220 dev_priv->display.crtc_enable = ironlake_crtc_enable;
12221 dev_priv->display.crtc_disable = ironlake_crtc_disable;
Jesse Barnesee7b9f92012-04-20 17:11:53 +010012222 dev_priv->display.off = ironlake_crtc_off;
Matt Roper262ca2b2014-03-18 17:22:55 -070012223 dev_priv->display.update_primary_plane =
12224 ironlake_update_primary_plane;
Jesse Barnes89b667f2013-04-18 14:51:36 -070012225 } else if (IS_VALLEYVIEW(dev)) {
12226 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
Jesse Barnes1ad292b2014-03-07 08:57:49 -080012227 dev_priv->display.get_plane_config = i9xx_get_plane_config;
Jesse Barnes89b667f2013-04-18 14:51:36 -070012228 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
12229 dev_priv->display.crtc_enable = valleyview_crtc_enable;
12230 dev_priv->display.crtc_disable = i9xx_crtc_disable;
12231 dev_priv->display.off = i9xx_crtc_off;
Matt Roper262ca2b2014-03-18 17:22:55 -070012232 dev_priv->display.update_primary_plane =
12233 i9xx_update_primary_plane;
Eric Anholtf564048e2011-03-30 13:01:02 -070012234 } else {
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010012235 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
Jesse Barnes1ad292b2014-03-07 08:57:49 -080012236 dev_priv->display.get_plane_config = i9xx_get_plane_config;
Eric Anholtf564048e2011-03-30 13:01:02 -070012237 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
Daniel Vetter76e5a892012-06-29 22:39:33 +020012238 dev_priv->display.crtc_enable = i9xx_crtc_enable;
12239 dev_priv->display.crtc_disable = i9xx_crtc_disable;
Jesse Barnesee7b9f92012-04-20 17:11:53 +010012240 dev_priv->display.off = i9xx_crtc_off;
Matt Roper262ca2b2014-03-18 17:22:55 -070012241 dev_priv->display.update_primary_plane =
12242 i9xx_update_primary_plane;
Eric Anholtf564048e2011-03-30 13:01:02 -070012243 }
Jesse Barnese70236a2009-09-21 10:42:27 -070012244
Jesse Barnese70236a2009-09-21 10:42:27 -070012245 /* Returns the core display clock speed */
Jesse Barnes25eb05fc2012-03-28 13:39:23 -070012246 if (IS_VALLEYVIEW(dev))
12247 dev_priv->display.get_display_clock_speed =
12248 valleyview_get_display_clock_speed;
12249 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
Jesse Barnese70236a2009-09-21 10:42:27 -070012250 dev_priv->display.get_display_clock_speed =
12251 i945_get_display_clock_speed;
12252 else if (IS_I915G(dev))
12253 dev_priv->display.get_display_clock_speed =
12254 i915_get_display_clock_speed;
Daniel Vetter257a7ff2013-07-26 08:35:42 +020012255 else if (IS_I945GM(dev) || IS_845G(dev))
Jesse Barnese70236a2009-09-21 10:42:27 -070012256 dev_priv->display.get_display_clock_speed =
12257 i9xx_misc_get_display_clock_speed;
Daniel Vetter257a7ff2013-07-26 08:35:42 +020012258 else if (IS_PINEVIEW(dev))
12259 dev_priv->display.get_display_clock_speed =
12260 pnv_get_display_clock_speed;
Jesse Barnese70236a2009-09-21 10:42:27 -070012261 else if (IS_I915GM(dev))
12262 dev_priv->display.get_display_clock_speed =
12263 i915gm_get_display_clock_speed;
12264 else if (IS_I865G(dev))
12265 dev_priv->display.get_display_clock_speed =
12266 i865_get_display_clock_speed;
Daniel Vetterf0f8a9c2009-09-15 22:57:33 +020012267 else if (IS_I85X(dev))
Jesse Barnese70236a2009-09-21 10:42:27 -070012268 dev_priv->display.get_display_clock_speed =
12269 i855_get_display_clock_speed;
12270 else /* 852, 830 */
12271 dev_priv->display.get_display_clock_speed =
12272 i830_get_display_clock_speed;
12273
Zhenyu Wang7f8a8562010-04-01 13:07:53 +080012274 if (HAS_PCH_SPLIT(dev)) {
Chris Wilsonf00a3dd2010-10-21 14:57:17 +010012275 if (IS_GEN5(dev)) {
Jesse Barnes674cf962011-04-28 14:27:04 -070012276 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
Wu Fengguange0dac652011-09-05 14:25:34 +080012277 dev_priv->display.write_eld = ironlake_write_eld;
Yuanhan Liu13982612010-12-15 15:42:31 +080012278 } else if (IS_GEN6(dev)) {
Jesse Barnes674cf962011-04-28 14:27:04 -070012279 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
Wu Fengguange0dac652011-09-05 14:25:34 +080012280 dev_priv->display.write_eld = ironlake_write_eld;
Paulo Zanoni9a952a02014-03-07 20:12:34 -030012281 dev_priv->display.modeset_global_resources =
12282 snb_modeset_global_resources;
Jesse Barnes357555c2011-04-28 15:09:55 -070012283 } else if (IS_IVYBRIDGE(dev)) {
12284 /* FIXME: detect B0+ stepping and use auto training */
12285 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
Wu Fengguange0dac652011-09-05 14:25:34 +080012286 dev_priv->display.write_eld = ironlake_write_eld;
Daniel Vetter01a415f2012-10-27 15:58:40 +020012287 dev_priv->display.modeset_global_resources =
12288 ivb_modeset_global_resources;
Ben Widawsky4e0bbc32013-11-02 21:07:07 -070012289 } else if (IS_HASWELL(dev) || IS_GEN8(dev)) {
Eugeni Dodonovc82e4d22012-05-09 15:37:21 -030012290 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
Wang Xingchao83358c852012-08-16 22:43:37 +080012291 dev_priv->display.write_eld = haswell_write_eld;
Daniel Vetterd6dd9eb2013-01-29 16:35:20 -020012292 dev_priv->display.modeset_global_resources =
12293 haswell_modeset_global_resources;
Paulo Zanonia0e63c22012-12-06 11:12:39 -020012294 }
Jesse Barnes6067aae2011-04-28 15:04:31 -070012295 } else if (IS_G4X(dev)) {
Wu Fengguange0dac652011-09-05 14:25:34 +080012296 dev_priv->display.write_eld = g4x_write_eld;
Jesse Barnes30a970c2013-11-04 13:48:12 -080012297 } else if (IS_VALLEYVIEW(dev)) {
12298 dev_priv->display.modeset_global_resources =
12299 valleyview_modeset_global_resources;
Mengdong Lin9ca2fe72013-11-01 00:17:03 -040012300 dev_priv->display.write_eld = ironlake_write_eld;
Jesse Barnese70236a2009-09-21 10:42:27 -070012301 }
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -070012302
12303 /* Default just returns -ENODEV to indicate unsupported */
12304 dev_priv->display.queue_flip = intel_default_queue_flip;
12305
12306 switch (INTEL_INFO(dev)->gen) {
12307 case 2:
12308 dev_priv->display.queue_flip = intel_gen2_queue_flip;
12309 break;
12310
12311 case 3:
12312 dev_priv->display.queue_flip = intel_gen3_queue_flip;
12313 break;
12314
12315 case 4:
12316 case 5:
12317 dev_priv->display.queue_flip = intel_gen4_queue_flip;
12318 break;
12319
12320 case 6:
12321 dev_priv->display.queue_flip = intel_gen6_queue_flip;
12322 break;
Jesse Barnes7c9017e2011-06-16 12:18:54 -070012323 case 7:
Ben Widawsky4e0bbc32013-11-02 21:07:07 -070012324 case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */
Jesse Barnes7c9017e2011-06-16 12:18:54 -070012325 dev_priv->display.queue_flip = intel_gen7_queue_flip;
12326 break;
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -070012327 }
Jani Nikula7bd688c2013-11-08 16:48:56 +020012328
12329 intel_panel_init_backlight_funcs(dev);
Jesse Barnese70236a2009-09-21 10:42:27 -070012330}
12331
Jesse Barnesb690e962010-07-19 13:53:12 -070012332/*
12333 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
12334 * resume, or other times. This quirk makes sure that's the case for
12335 * affected systems.
12336 */
Akshay Joshi0206e352011-08-16 15:34:10 -040012337static void quirk_pipea_force(struct drm_device *dev)
Jesse Barnesb690e962010-07-19 13:53:12 -070012338{
12339 struct drm_i915_private *dev_priv = dev->dev_private;
12340
12341 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
Daniel Vetterbc0daf42012-04-01 13:16:49 +020012342 DRM_INFO("applying pipe a force quirk\n");
Jesse Barnesb690e962010-07-19 13:53:12 -070012343}
12344
Keith Packard435793d2011-07-12 14:56:22 -070012345/*
12346 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
12347 */
12348static void quirk_ssc_force_disable(struct drm_device *dev)
12349{
12350 struct drm_i915_private *dev_priv = dev->dev_private;
12351 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
Daniel Vetterbc0daf42012-04-01 13:16:49 +020012352 DRM_INFO("applying lvds SSC disable quirk\n");
Keith Packard435793d2011-07-12 14:56:22 -070012353}
12354
Carsten Emde4dca20e2012-03-15 15:56:26 +010012355/*
Carsten Emde5a15ab52012-03-15 15:56:27 +010012356 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
12357 * brightness value
Carsten Emde4dca20e2012-03-15 15:56:26 +010012358 */
12359static void quirk_invert_brightness(struct drm_device *dev)
12360{
12361 struct drm_i915_private *dev_priv = dev->dev_private;
12362 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
Daniel Vetterbc0daf42012-04-01 13:16:49 +020012363 DRM_INFO("applying inverted panel brightness quirk\n");
Jesse Barnesb690e962010-07-19 13:53:12 -070012364}
12365
12366struct intel_quirk {
12367 int device;
12368 int subsystem_vendor;
12369 int subsystem_device;
12370 void (*hook)(struct drm_device *dev);
12371};
12372
Egbert Eich5f85f1762012-10-14 15:46:38 +020012373/* For systems that don't have a meaningful PCI subdevice/subvendor ID */
12374struct intel_dmi_quirk {
12375 void (*hook)(struct drm_device *dev);
12376 const struct dmi_system_id (*dmi_id_list)[];
12377};
12378
12379static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
12380{
12381 DRM_INFO("Backlight polarity reversed on %s\n", id->ident);
12382 return 1;
12383}
12384
12385static const struct intel_dmi_quirk intel_dmi_quirks[] = {
12386 {
12387 .dmi_id_list = &(const struct dmi_system_id[]) {
12388 {
12389 .callback = intel_dmi_reverse_brightness,
12390 .ident = "NCR Corporation",
12391 .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"),
12392 DMI_MATCH(DMI_PRODUCT_NAME, ""),
12393 },
12394 },
12395 { } /* terminating entry */
12396 },
12397 .hook = quirk_invert_brightness,
12398 },
12399};
12400
Ben Widawskyc43b5632012-04-16 14:07:40 -070012401static struct intel_quirk intel_quirks[] = {
Jesse Barnesb690e962010-07-19 13:53:12 -070012402 /* HP Mini needs pipe A force quirk (LP: #322104) */
Akshay Joshi0206e352011-08-16 15:34:10 -040012403 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
Jesse Barnesb690e962010-07-19 13:53:12 -070012404
Jesse Barnesb690e962010-07-19 13:53:12 -070012405 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
12406 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
12407
Jesse Barnesb690e962010-07-19 13:53:12 -070012408 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
12409 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
12410
Keith Packard435793d2011-07-12 14:56:22 -070012411 /* Lenovo U160 cannot use SSC on LVDS */
12412 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
Michel Alexandre Salim070d3292011-07-28 18:52:06 +020012413
12414 /* Sony Vaio Y cannot use SSC on LVDS */
12415 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
Carsten Emde5a15ab52012-03-15 15:56:27 +010012416
Alexander van Heukelumbe505f62013-12-28 21:00:39 +010012417 /* Acer Aspire 5734Z must invert backlight brightness */
12418 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
12419
12420 /* Acer/eMachines G725 */
12421 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness },
12422
12423 /* Acer/eMachines e725 */
12424 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness },
12425
12426 /* Acer/Packard Bell NCL20 */
12427 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness },
12428
12429 /* Acer Aspire 4736Z */
12430 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness },
Jani Nikula0f540c32014-01-13 17:30:34 +020012431
12432 /* Acer Aspire 5336 */
12433 { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness },
Jesse Barnesb690e962010-07-19 13:53:12 -070012434};
12435
12436static void intel_init_quirks(struct drm_device *dev)
12437{
12438 struct pci_dev *d = dev->pdev;
12439 int i;
12440
12441 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
12442 struct intel_quirk *q = &intel_quirks[i];
12443
12444 if (d->device == q->device &&
12445 (d->subsystem_vendor == q->subsystem_vendor ||
12446 q->subsystem_vendor == PCI_ANY_ID) &&
12447 (d->subsystem_device == q->subsystem_device ||
12448 q->subsystem_device == PCI_ANY_ID))
12449 q->hook(dev);
12450 }
Egbert Eich5f85f1762012-10-14 15:46:38 +020012451 for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) {
12452 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
12453 intel_dmi_quirks[i].hook(dev);
12454 }
Jesse Barnesb690e962010-07-19 13:53:12 -070012455}
12456
Jesse Barnes9cce37f2010-08-13 15:11:26 -070012457/* Disable the VGA plane that we never use */
12458static void i915_disable_vga(struct drm_device *dev)
12459{
12460 struct drm_i915_private *dev_priv = dev->dev_private;
12461 u8 sr1;
Ville Syrjälä766aa1c2013-01-25 21:44:46 +020012462 u32 vga_reg = i915_vgacntrl_reg(dev);
Jesse Barnes9cce37f2010-08-13 15:11:26 -070012463
Ville Syrjälä2b37c612014-01-22 21:32:38 +020012464 /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */
Jesse Barnes9cce37f2010-08-13 15:11:26 -070012465 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
Jesse Barnes3fdcf432012-04-06 11:46:27 -070012466 outb(SR01, VGA_SR_INDEX);
Jesse Barnes9cce37f2010-08-13 15:11:26 -070012467 sr1 = inb(VGA_SR_DATA);
12468 outb(sr1 | 1<<5, VGA_SR_DATA);
12469 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
12470 udelay(300);
12471
12472 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
12473 POSTING_READ(vga_reg);
12474}
12475
Daniel Vetterf8175862012-04-10 15:50:11 +020012476void intel_modeset_init_hw(struct drm_device *dev)
12477{
Eugeni Dodonova8f78b52012-06-28 15:55:35 -030012478 intel_prepare_ddi(dev);
12479
Ville Syrjäläf8bf63f2014-06-13 13:37:54 +030012480 if (IS_VALLEYVIEW(dev))
12481 vlv_update_cdclk(dev);
12482
Daniel Vetterf8175862012-04-10 15:50:11 +020012483 intel_init_clock_gating(dev);
12484
Jesse Barnes5382f5f352013-12-16 16:34:24 -080012485 intel_reset_dpio(dev);
Jesse Barnes40e9cf62013-10-03 11:35:46 -070012486
Daniel Vetter8090c6b2012-06-24 16:42:32 +020012487 intel_enable_gt_powersave(dev);
Daniel Vetterf8175862012-04-10 15:50:11 +020012488}
12489
Imre Deak7d708ee2013-04-17 14:04:50 +030012490void intel_modeset_suspend_hw(struct drm_device *dev)
12491{
12492 intel_suspend_hw(dev);
12493}
12494
Jesse Barnes79e53942008-11-07 14:24:08 -080012495void intel_modeset_init(struct drm_device *dev)
12496{
Jesse Barnes652c3932009-08-17 13:31:43 -070012497 struct drm_i915_private *dev_priv = dev->dev_private;
Damien Lespiau1fe47782014-03-03 17:31:47 +000012498 int sprite, ret;
Damien Lespiau8cc87b72014-03-03 17:31:44 +000012499 enum pipe pipe;
Jesse Barnes46f297f2014-03-07 08:57:48 -080012500 struct intel_crtc *crtc;
Jesse Barnes79e53942008-11-07 14:24:08 -080012501
12502 drm_mode_config_init(dev);
12503
12504 dev->mode_config.min_width = 0;
12505 dev->mode_config.min_height = 0;
12506
Dave Airlie019d96c2011-09-29 16:20:42 +010012507 dev->mode_config.preferred_depth = 24;
12508 dev->mode_config.prefer_shadow = 1;
12509
Laurent Pincharte6ecefa2012-05-17 13:27:23 +020012510 dev->mode_config.funcs = &intel_mode_funcs;
Jesse Barnes79e53942008-11-07 14:24:08 -080012511
Jesse Barnesb690e962010-07-19 13:53:12 -070012512 intel_init_quirks(dev);
12513
Eugeni Dodonov1fa61102012-04-18 15:29:26 -030012514 intel_init_pm(dev);
12515
Ben Widawskye3c74752013-04-05 13:12:39 -070012516 if (INTEL_INFO(dev)->num_pipes == 0)
12517 return;
12518
Jesse Barnese70236a2009-09-21 10:42:27 -070012519 intel_init_display(dev);
12520
Chris Wilsona6c45cf2010-09-17 00:32:17 +010012521 if (IS_GEN2(dev)) {
12522 dev->mode_config.max_width = 2048;
12523 dev->mode_config.max_height = 2048;
12524 } else if (IS_GEN3(dev)) {
Keith Packard5e4d6fa2009-07-12 23:53:17 -070012525 dev->mode_config.max_width = 4096;
12526 dev->mode_config.max_height = 4096;
Jesse Barnes79e53942008-11-07 14:24:08 -080012527 } else {
Chris Wilsona6c45cf2010-09-17 00:32:17 +010012528 dev->mode_config.max_width = 8192;
12529 dev->mode_config.max_height = 8192;
Jesse Barnes79e53942008-11-07 14:24:08 -080012530 }
Damien Lespiau068be562014-03-28 14:17:49 +000012531
12532 if (IS_GEN2(dev)) {
12533 dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH;
12534 dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT;
12535 } else {
12536 dev->mode_config.cursor_width = MAX_CURSOR_WIDTH;
12537 dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT;
12538 }
12539
Ben Widawsky5d4545a2013-01-17 12:45:15 -080012540 dev->mode_config.fb_base = dev_priv->gtt.mappable_base;
Jesse Barnes79e53942008-11-07 14:24:08 -080012541
Zhao Yakui28c97732009-10-09 11:39:41 +080012542 DRM_DEBUG_KMS("%d display pipe%s available.\n",
Ben Widawsky7eb552a2013-03-13 14:05:41 -070012543 INTEL_INFO(dev)->num_pipes,
12544 INTEL_INFO(dev)->num_pipes > 1 ? "s" : "");
Jesse Barnes79e53942008-11-07 14:24:08 -080012545
Damien Lespiau8cc87b72014-03-03 17:31:44 +000012546 for_each_pipe(pipe) {
12547 intel_crtc_init(dev, pipe);
Damien Lespiau1fe47782014-03-03 17:31:47 +000012548 for_each_sprite(pipe, sprite) {
12549 ret = intel_plane_init(dev, pipe, sprite);
Jesse Barnes7f1f3852013-04-02 11:22:20 -070012550 if (ret)
Ville Syrjälä06da8da2013-04-17 17:48:51 +030012551 DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n",
Damien Lespiau1fe47782014-03-03 17:31:47 +000012552 pipe_name(pipe), sprite_name(pipe, sprite), ret);
Jesse Barnes7f1f3852013-04-02 11:22:20 -070012553 }
Jesse Barnes79e53942008-11-07 14:24:08 -080012554 }
12555
Jesse Barnesf42bb702013-12-16 16:34:23 -080012556 intel_init_dpio(dev);
Jesse Barnes5382f5f352013-12-16 16:34:24 -080012557 intel_reset_dpio(dev);
Jesse Barnesf42bb702013-12-16 16:34:23 -080012558
Daniel Vettere72f9fb2013-06-05 13:34:06 +020012559 intel_shared_dpll_init(dev);
Jesse Barnesee7b9f92012-04-20 17:11:53 +010012560
Jesse Barnes9cce37f2010-08-13 15:11:26 -070012561 /* Just disable it once at startup */
12562 i915_disable_vga(dev);
Jesse Barnes79e53942008-11-07 14:24:08 -080012563 intel_setup_outputs(dev);
Chris Wilson11be49e2012-11-15 11:32:20 +000012564
12565 /* Just in case the BIOS is doing something questionable. */
12566 intel_disable_fbc(dev);
Jesse Barnesfa9fa082014-02-11 15:28:56 -080012567
Daniel Vetter6e9f7982014-05-29 23:54:47 +020012568 drm_modeset_lock_all(dev);
Jesse Barnesfa9fa082014-02-11 15:28:56 -080012569 intel_modeset_setup_hw_state(dev, false);
Daniel Vetter6e9f7982014-05-29 23:54:47 +020012570 drm_modeset_unlock_all(dev);
Jesse Barnes46f297f2014-03-07 08:57:48 -080012571
Damien Lespiaud3fcc802014-05-13 23:32:22 +010012572 for_each_intel_crtc(dev, crtc) {
Jesse Barnes46f297f2014-03-07 08:57:48 -080012573 if (!crtc->active)
12574 continue;
12575
Jesse Barnes46f297f2014-03-07 08:57:48 -080012576 /*
Jesse Barnes46f297f2014-03-07 08:57:48 -080012577 * Note that reserving the BIOS fb up front prevents us
12578 * from stuffing other stolen allocations like the ring
12579 * on top. This prevents some ugliness at boot time, and
12580 * can even allow for smooth boot transitions if the BIOS
12581 * fb is large enough for the active pipe configuration.
12582 */
12583 if (dev_priv->display.get_plane_config) {
12584 dev_priv->display.get_plane_config(crtc,
12585 &crtc->plane_config);
12586 /*
12587 * If the fb is shared between multiple heads, we'll
12588 * just get the first one.
12589 */
Jesse Barnes484b41d2014-03-07 08:57:55 -080012590 intel_find_plane_obj(crtc, &crtc->plane_config);
Jesse Barnes46f297f2014-03-07 08:57:48 -080012591 }
Jesse Barnes46f297f2014-03-07 08:57:48 -080012592 }
Chris Wilson2c7111d2011-03-29 10:40:27 +010012593}
Jesse Barnesd5bb0812011-01-05 12:01:26 -080012594
Daniel Vetter7fad7982012-07-04 17:51:47 +020012595static void intel_enable_pipe_a(struct drm_device *dev)
12596{
12597 struct intel_connector *connector;
12598 struct drm_connector *crt = NULL;
12599 struct intel_load_detect_pipe load_detect_temp;
Rob Clark51fd3712013-11-19 12:10:12 -050012600 struct drm_modeset_acquire_ctx ctx;
Daniel Vetter7fad7982012-07-04 17:51:47 +020012601
12602 /* We can't just switch on the pipe A, we need to set things up with a
12603 * proper mode and output configuration. As a gross hack, enable pipe A
12604 * by enabling the load detect pipe once. */
12605 list_for_each_entry(connector,
12606 &dev->mode_config.connector_list,
12607 base.head) {
12608 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
12609 crt = &connector->base;
12610 break;
12611 }
12612 }
12613
12614 if (!crt)
12615 return;
12616
Rob Clark51fd3712013-11-19 12:10:12 -050012617 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, &ctx))
12618 intel_release_load_detect_pipe(crt, &load_detect_temp, &ctx);
Daniel Vetter7fad7982012-07-04 17:51:47 +020012619
12620
12621}
12622
Daniel Vetterfa555832012-10-10 23:14:00 +020012623static bool
12624intel_check_plane_mapping(struct intel_crtc *crtc)
12625{
Ben Widawsky7eb552a2013-03-13 14:05:41 -070012626 struct drm_device *dev = crtc->base.dev;
12627 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetterfa555832012-10-10 23:14:00 +020012628 u32 reg, val;
12629
Ben Widawsky7eb552a2013-03-13 14:05:41 -070012630 if (INTEL_INFO(dev)->num_pipes == 1)
Daniel Vetterfa555832012-10-10 23:14:00 +020012631 return true;
12632
12633 reg = DSPCNTR(!crtc->plane);
12634 val = I915_READ(reg);
12635
12636 if ((val & DISPLAY_PLANE_ENABLE) &&
12637 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
12638 return false;
12639
12640 return true;
12641}
12642
Daniel Vetter24929352012-07-02 20:28:59 +020012643static void intel_sanitize_crtc(struct intel_crtc *crtc)
12644{
12645 struct drm_device *dev = crtc->base.dev;
12646 struct drm_i915_private *dev_priv = dev->dev_private;
Daniel Vetterfa555832012-10-10 23:14:00 +020012647 u32 reg;
Daniel Vetter24929352012-07-02 20:28:59 +020012648
Daniel Vetter24929352012-07-02 20:28:59 +020012649 /* Clear any frame start delays used for debugging left by the BIOS */
Daniel Vetter3b117c82013-04-17 20:15:07 +020012650 reg = PIPECONF(crtc->config.cpu_transcoder);
Daniel Vetter24929352012-07-02 20:28:59 +020012651 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
12652
Ville Syrjäläd3eaf882014-05-20 17:20:05 +030012653 /* restore vblank interrupts to correct state */
12654 if (crtc->active)
12655 drm_vblank_on(dev, crtc->pipe);
12656 else
12657 drm_vblank_off(dev, crtc->pipe);
12658
Daniel Vetter24929352012-07-02 20:28:59 +020012659 /* We need to sanitize the plane -> pipe mapping first because this will
Daniel Vetterfa555832012-10-10 23:14:00 +020012660 * disable the crtc (and hence change the state) if it is wrong. Note
12661 * that gen4+ has a fixed plane -> pipe mapping. */
12662 if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) {
Daniel Vetter24929352012-07-02 20:28:59 +020012663 struct intel_connector *connector;
12664 bool plane;
12665
Daniel Vetter24929352012-07-02 20:28:59 +020012666 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
12667 crtc->base.base.id);
12668
12669 /* Pipe has the wrong plane attached and the plane is active.
12670 * Temporarily change the plane mapping and disable everything
12671 * ... */
12672 plane = crtc->plane;
12673 crtc->plane = !plane;
12674 dev_priv->display.crtc_disable(&crtc->base);
12675 crtc->plane = plane;
12676
12677 /* ... and break all links. */
12678 list_for_each_entry(connector, &dev->mode_config.connector_list,
12679 base.head) {
12680 if (connector->encoder->base.crtc != &crtc->base)
12681 continue;
12682
Egbert Eich7f1950f2014-04-25 10:56:22 +020012683 connector->base.dpms = DRM_MODE_DPMS_OFF;
12684 connector->base.encoder = NULL;
Daniel Vetter24929352012-07-02 20:28:59 +020012685 }
Egbert Eich7f1950f2014-04-25 10:56:22 +020012686 /* multiple connectors may have the same encoder:
12687 * handle them and break crtc link separately */
12688 list_for_each_entry(connector, &dev->mode_config.connector_list,
12689 base.head)
12690 if (connector->encoder->base.crtc == &crtc->base) {
12691 connector->encoder->base.crtc = NULL;
12692 connector->encoder->connectors_active = false;
12693 }
Daniel Vetter24929352012-07-02 20:28:59 +020012694
12695 WARN_ON(crtc->active);
12696 crtc->base.enabled = false;
12697 }
Daniel Vetter24929352012-07-02 20:28:59 +020012698
Daniel Vetter7fad7982012-07-04 17:51:47 +020012699 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
12700 crtc->pipe == PIPE_A && !crtc->active) {
12701 /* BIOS forgot to enable pipe A, this mostly happens after
12702 * resume. Force-enable the pipe to fix this, the update_dpms
12703 * call below we restore the pipe to the right state, but leave
12704 * the required bits on. */
12705 intel_enable_pipe_a(dev);
12706 }
12707
Daniel Vetter24929352012-07-02 20:28:59 +020012708 /* Adjust the state of the output pipe according to whether we
12709 * have active connectors/encoders. */
12710 intel_crtc_update_dpms(&crtc->base);
12711
12712 if (crtc->active != crtc->base.enabled) {
12713 struct intel_encoder *encoder;
12714
12715 /* This can happen either due to bugs in the get_hw_state
12716 * functions or because the pipe is force-enabled due to the
12717 * pipe A quirk. */
12718 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
12719 crtc->base.base.id,
12720 crtc->base.enabled ? "enabled" : "disabled",
12721 crtc->active ? "enabled" : "disabled");
12722
12723 crtc->base.enabled = crtc->active;
12724
12725 /* Because we only establish the connector -> encoder ->
12726 * crtc links if something is active, this means the
12727 * crtc is now deactivated. Break the links. connector
12728 * -> encoder links are only establish when things are
12729 * actually up, hence no need to break them. */
12730 WARN_ON(crtc->active);
12731
12732 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
12733 WARN_ON(encoder->connectors_active);
12734 encoder->base.crtc = NULL;
12735 }
12736 }
Daniel Vetterc5ab3bc2014-05-14 15:40:34 +020012737
12738 if (crtc->active || IS_VALLEYVIEW(dev) || INTEL_INFO(dev)->gen < 5) {
Daniel Vetter4cc31482014-03-24 00:01:41 +010012739 /*
12740 * We start out with underrun reporting disabled to avoid races.
12741 * For correct bookkeeping mark this on active crtcs.
12742 *
Daniel Vetterc5ab3bc2014-05-14 15:40:34 +020012743 * Also on gmch platforms we dont have any hardware bits to
12744 * disable the underrun reporting. Which means we need to start
12745 * out with underrun reporting disabled also on inactive pipes,
12746 * since otherwise we'll complain about the garbage we read when
12747 * e.g. coming up after runtime pm.
12748 *
Daniel Vetter4cc31482014-03-24 00:01:41 +010012749 * No protection against concurrent access is required - at
12750 * worst a fifo underrun happens which also sets this to false.
12751 */
12752 crtc->cpu_fifo_underrun_disabled = true;
12753 crtc->pch_fifo_underrun_disabled = true;
Ville Syrjälä80715b22014-05-15 20:23:23 +030012754
12755 update_scanline_offset(crtc);
Daniel Vetter4cc31482014-03-24 00:01:41 +010012756 }
Daniel Vetter24929352012-07-02 20:28:59 +020012757}
12758
12759static void intel_sanitize_encoder(struct intel_encoder *encoder)
12760{
12761 struct intel_connector *connector;
12762 struct drm_device *dev = encoder->base.dev;
12763
12764 /* We need to check both for a crtc link (meaning that the
12765 * encoder is active and trying to read from a pipe) and the
12766 * pipe itself being active. */
12767 bool has_active_crtc = encoder->base.crtc &&
12768 to_intel_crtc(encoder->base.crtc)->active;
12769
12770 if (encoder->connectors_active && !has_active_crtc) {
12771 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
12772 encoder->base.base.id,
Jani Nikula8e329a02014-06-03 14:56:21 +030012773 encoder->base.name);
Daniel Vetter24929352012-07-02 20:28:59 +020012774
12775 /* Connector is active, but has no active pipe. This is
12776 * fallout from our resume register restoring. Disable
12777 * the encoder manually again. */
12778 if (encoder->base.crtc) {
12779 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
12780 encoder->base.base.id,
Jani Nikula8e329a02014-06-03 14:56:21 +030012781 encoder->base.name);
Daniel Vetter24929352012-07-02 20:28:59 +020012782 encoder->disable(encoder);
Ville Syrjäläa62d1492014-06-28 02:04:01 +030012783 if (encoder->post_disable)
12784 encoder->post_disable(encoder);
Daniel Vetter24929352012-07-02 20:28:59 +020012785 }
Egbert Eich7f1950f2014-04-25 10:56:22 +020012786 encoder->base.crtc = NULL;
12787 encoder->connectors_active = false;
Daniel Vetter24929352012-07-02 20:28:59 +020012788
12789 /* Inconsistent output/port/pipe state happens presumably due to
12790 * a bug in one of the get_hw_state functions. Or someplace else
12791 * in our code, like the register restore mess on resume. Clamp
12792 * things to off as a safer default. */
12793 list_for_each_entry(connector,
12794 &dev->mode_config.connector_list,
12795 base.head) {
12796 if (connector->encoder != encoder)
12797 continue;
Egbert Eich7f1950f2014-04-25 10:56:22 +020012798 connector->base.dpms = DRM_MODE_DPMS_OFF;
12799 connector->base.encoder = NULL;
Daniel Vetter24929352012-07-02 20:28:59 +020012800 }
12801 }
12802 /* Enabled encoders without active connectors will be fixed in
12803 * the crtc fixup. */
12804}
12805
Imre Deak04098752014-02-18 00:02:16 +020012806void i915_redisable_vga_power_on(struct drm_device *dev)
Krzysztof Mazur0fde9012012-12-19 11:03:41 +010012807{
12808 struct drm_i915_private *dev_priv = dev->dev_private;
Ville Syrjälä766aa1c2013-01-25 21:44:46 +020012809 u32 vga_reg = i915_vgacntrl_reg(dev);
Krzysztof Mazur0fde9012012-12-19 11:03:41 +010012810
Imre Deak04098752014-02-18 00:02:16 +020012811 if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) {
12812 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
12813 i915_disable_vga(dev);
12814 }
12815}
12816
12817void i915_redisable_vga(struct drm_device *dev)
12818{
12819 struct drm_i915_private *dev_priv = dev->dev_private;
12820
Paulo Zanoni8dc8a272013-08-02 16:22:24 -030012821 /* This function can be called both from intel_modeset_setup_hw_state or
12822 * at a very early point in our resume sequence, where the power well
12823 * structures are not yet restored. Since this function is at a very
12824 * paranoid "someone might have enabled VGA while we were not looking"
12825 * level, just check if the power well is enabled instead of trying to
12826 * follow the "don't touch the power well if we don't need it" policy
12827 * the rest of the driver uses. */
Imre Deak04098752014-02-18 00:02:16 +020012828 if (!intel_display_power_enabled(dev_priv, POWER_DOMAIN_VGA))
Paulo Zanoni8dc8a272013-08-02 16:22:24 -030012829 return;
12830
Imre Deak04098752014-02-18 00:02:16 +020012831 i915_redisable_vga_power_on(dev);
Krzysztof Mazur0fde9012012-12-19 11:03:41 +010012832}
12833
Ville Syrjälä98ec7732014-04-30 17:43:01 +030012834static bool primary_get_hw_state(struct intel_crtc *crtc)
12835{
12836 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
12837
12838 if (!crtc->active)
12839 return false;
12840
12841 return I915_READ(DSPCNTR(crtc->plane)) & DISPLAY_PLANE_ENABLE;
12842}
12843
Daniel Vetter30e984d2013-06-05 13:34:17 +020012844static void intel_modeset_readout_hw_state(struct drm_device *dev)
Daniel Vetter24929352012-07-02 20:28:59 +020012845{
12846 struct drm_i915_private *dev_priv = dev->dev_private;
12847 enum pipe pipe;
Daniel Vetter24929352012-07-02 20:28:59 +020012848 struct intel_crtc *crtc;
12849 struct intel_encoder *encoder;
12850 struct intel_connector *connector;
Daniel Vetter53589012013-06-05 13:34:16 +020012851 int i;
Daniel Vetter24929352012-07-02 20:28:59 +020012852
Damien Lespiaud3fcc802014-05-13 23:32:22 +010012853 for_each_intel_crtc(dev, crtc) {
Daniel Vetter88adfff2013-03-28 10:42:01 +010012854 memset(&crtc->config, 0, sizeof(crtc->config));
Daniel Vetter3b117c82013-04-17 20:15:07 +020012855
Daniel Vetter99535992014-04-13 12:00:33 +020012856 crtc->config.quirks |= PIPE_CONFIG_QUIRK_INHERITED_MODE;
12857
Daniel Vetter0e8ffe12013-03-28 10:42:00 +010012858 crtc->active = dev_priv->display.get_pipe_config(crtc,
12859 &crtc->config);
Daniel Vetter24929352012-07-02 20:28:59 +020012860
12861 crtc->base.enabled = crtc->active;
Ville Syrjälä98ec7732014-04-30 17:43:01 +030012862 crtc->primary_enabled = primary_get_hw_state(crtc);
Daniel Vetter24929352012-07-02 20:28:59 +020012863
12864 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
12865 crtc->base.base.id,
12866 crtc->active ? "enabled" : "disabled");
12867 }
12868
Daniel Vetter53589012013-06-05 13:34:16 +020012869 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
12870 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
12871
12872 pll->on = pll->get_hw_state(dev_priv, pll, &pll->hw_state);
12873 pll->active = 0;
Damien Lespiaud3fcc802014-05-13 23:32:22 +010012874 for_each_intel_crtc(dev, crtc) {
Daniel Vetter53589012013-06-05 13:34:16 +020012875 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
12876 pll->active++;
12877 }
12878 pll->refcount = pll->active;
12879
Daniel Vetter35c95372013-07-17 06:55:04 +020012880 DRM_DEBUG_KMS("%s hw state readout: refcount %i, on %i\n",
12881 pll->name, pll->refcount, pll->on);
Paulo Zanonibd2bb1b2014-07-04 11:27:38 -030012882
12883 if (pll->refcount)
12884 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
Daniel Vetter53589012013-06-05 13:34:16 +020012885 }
12886
Daniel Vetter24929352012-07-02 20:28:59 +020012887 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
12888 base.head) {
12889 pipe = 0;
12890
12891 if (encoder->get_hw_state(encoder, &pipe)) {
Jesse Barnes045ac3b2013-05-14 17:08:26 -070012892 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
12893 encoder->base.crtc = &crtc->base;
Daniel Vetter1d37b682013-11-18 09:00:59 +010012894 encoder->get_config(encoder, &crtc->config);
Daniel Vetter24929352012-07-02 20:28:59 +020012895 } else {
12896 encoder->base.crtc = NULL;
12897 }
12898
12899 encoder->connectors_active = false;
Damien Lespiau6f2bcce2013-10-16 12:29:54 +010012900 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n",
Daniel Vetter24929352012-07-02 20:28:59 +020012901 encoder->base.base.id,
Jani Nikula8e329a02014-06-03 14:56:21 +030012902 encoder->base.name,
Daniel Vetter24929352012-07-02 20:28:59 +020012903 encoder->base.crtc ? "enabled" : "disabled",
Damien Lespiau6f2bcce2013-10-16 12:29:54 +010012904 pipe_name(pipe));
Daniel Vetter24929352012-07-02 20:28:59 +020012905 }
12906
12907 list_for_each_entry(connector, &dev->mode_config.connector_list,
12908 base.head) {
12909 if (connector->get_hw_state(connector)) {
12910 connector->base.dpms = DRM_MODE_DPMS_ON;
12911 connector->encoder->connectors_active = true;
12912 connector->base.encoder = &connector->encoder->base;
12913 } else {
12914 connector->base.dpms = DRM_MODE_DPMS_OFF;
12915 connector->base.encoder = NULL;
12916 }
12917 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
12918 connector->base.base.id,
Jani Nikulac23cc412014-06-03 14:56:17 +030012919 connector->base.name,
Daniel Vetter24929352012-07-02 20:28:59 +020012920 connector->base.encoder ? "enabled" : "disabled");
12921 }
Daniel Vetter30e984d2013-06-05 13:34:17 +020012922}
12923
12924/* Scan out the current hw modeset state, sanitizes it and maps it into the drm
12925 * and i915 state tracking structures. */
12926void intel_modeset_setup_hw_state(struct drm_device *dev,
12927 bool force_restore)
12928{
12929 struct drm_i915_private *dev_priv = dev->dev_private;
12930 enum pipe pipe;
Daniel Vetter30e984d2013-06-05 13:34:17 +020012931 struct intel_crtc *crtc;
12932 struct intel_encoder *encoder;
Daniel Vetter35c95372013-07-17 06:55:04 +020012933 int i;
Daniel Vetter30e984d2013-06-05 13:34:17 +020012934
12935 intel_modeset_readout_hw_state(dev);
Daniel Vetter24929352012-07-02 20:28:59 +020012936
Jesse Barnesbabea612013-06-26 18:57:38 +030012937 /*
12938 * Now that we have the config, copy it to each CRTC struct
12939 * Note that this could go away if we move to using crtc_config
12940 * checking everywhere.
12941 */
Damien Lespiaud3fcc802014-05-13 23:32:22 +010012942 for_each_intel_crtc(dev, crtc) {
Jani Nikulad330a952014-01-21 11:24:25 +020012943 if (crtc->active && i915.fastboot) {
Daniel Vetterf6a83282014-02-11 15:28:57 -080012944 intel_mode_from_pipe_config(&crtc->base.mode, &crtc->config);
Jesse Barnesbabea612013-06-26 18:57:38 +030012945 DRM_DEBUG_KMS("[CRTC:%d] found active mode: ",
12946 crtc->base.base.id);
12947 drm_mode_debug_printmodeline(&crtc->base.mode);
12948 }
12949 }
12950
Daniel Vetter24929352012-07-02 20:28:59 +020012951 /* HW state is read out, now we need to sanitize this mess. */
12952 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
12953 base.head) {
12954 intel_sanitize_encoder(encoder);
12955 }
12956
12957 for_each_pipe(pipe) {
12958 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
12959 intel_sanitize_crtc(crtc);
Daniel Vetterc0b03412013-05-28 12:05:54 +020012960 intel_dump_pipe_config(crtc, &crtc->config, "[setup_hw_state]");
Daniel Vetter24929352012-07-02 20:28:59 +020012961 }
Daniel Vetter9a935852012-07-05 22:34:27 +020012962
Daniel Vetter35c95372013-07-17 06:55:04 +020012963 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
12964 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
12965
12966 if (!pll->on || pll->active)
12967 continue;
12968
12969 DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name);
12970
12971 pll->disable(dev_priv, pll);
12972 pll->on = false;
12973 }
12974
Ville Syrjälä96f90c52013-12-05 15:51:38 +020012975 if (HAS_PCH_SPLIT(dev))
Ville Syrjälä243e6a42013-10-14 14:55:24 +030012976 ilk_wm_get_hw_state(dev);
12977
Daniel Vetter45e2b5f2012-11-23 18:16:34 +010012978 if (force_restore) {
Ville Syrjälä7d0bc1e2013-09-16 17:38:33 +030012979 i915_redisable_vga(dev);
12980
Daniel Vetterf30da182013-04-11 20:22:50 +020012981 /*
12982 * We need to use raw interfaces for restoring state to avoid
12983 * checking (bogus) intermediate states.
12984 */
Daniel Vetter45e2b5f2012-11-23 18:16:34 +010012985 for_each_pipe(pipe) {
Jesse Barnesb5644d02013-03-26 13:25:27 -070012986 struct drm_crtc *crtc =
12987 dev_priv->pipe_to_crtc_mapping[pipe];
Daniel Vetterf30da182013-04-11 20:22:50 +020012988
12989 __intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y,
Matt Roperf4510a22014-04-01 15:22:40 -070012990 crtc->primary->fb);
Daniel Vetter45e2b5f2012-11-23 18:16:34 +010012991 }
12992 } else {
12993 intel_modeset_update_staged_output_state(dev);
12994 }
Daniel Vetter8af6cf82012-07-10 09:50:11 +020012995
12996 intel_modeset_check_state(dev);
Chris Wilson2c7111d2011-03-29 10:40:27 +010012997}
12998
12999void intel_modeset_gem_init(struct drm_device *dev)
13000{
Jesse Barnes484b41d2014-03-07 08:57:55 -080013001 struct drm_crtc *c;
Matt Roper2ff8fde2014-07-08 07:50:07 -070013002 struct drm_i915_gem_object *obj;
Jesse Barnes484b41d2014-03-07 08:57:55 -080013003
Imre Deakae484342014-03-31 15:10:44 +030013004 mutex_lock(&dev->struct_mutex);
13005 intel_init_gt_powersave(dev);
13006 mutex_unlock(&dev->struct_mutex);
13007
Chris Wilson1833b132012-05-09 11:56:28 +010013008 intel_modeset_init_hw(dev);
Daniel Vetter02e792f2009-09-15 22:57:34 +020013009
13010 intel_setup_overlay(dev);
Jesse Barnes484b41d2014-03-07 08:57:55 -080013011
13012 /*
13013 * Make sure any fbs we allocated at startup are properly
13014 * pinned & fenced. When we do the allocation it's too early
13015 * for this.
13016 */
13017 mutex_lock(&dev->struct_mutex);
Damien Lespiau70e1e0e2014-05-13 23:32:24 +010013018 for_each_crtc(dev, c) {
Matt Roper2ff8fde2014-07-08 07:50:07 -070013019 obj = intel_fb_obj(c->primary->fb);
13020 if (obj == NULL)
Jesse Barnes484b41d2014-03-07 08:57:55 -080013021 continue;
13022
Matt Roper2ff8fde2014-07-08 07:50:07 -070013023 if (intel_pin_and_fence_fb_obj(dev, obj, NULL)) {
Jesse Barnes484b41d2014-03-07 08:57:55 -080013024 DRM_ERROR("failed to pin boot fb on pipe %d\n",
13025 to_intel_crtc(c)->pipe);
Dave Airlie66e514c2014-04-03 07:51:54 +100013026 drm_framebuffer_unreference(c->primary->fb);
13027 c->primary->fb = NULL;
Jesse Barnes484b41d2014-03-07 08:57:55 -080013028 }
13029 }
13030 mutex_unlock(&dev->struct_mutex);
Jesse Barnes79e53942008-11-07 14:24:08 -080013031}
13032
Imre Deak4932e2c2014-02-11 17:12:48 +020013033void intel_connector_unregister(struct intel_connector *intel_connector)
13034{
13035 struct drm_connector *connector = &intel_connector->base;
13036
13037 intel_panel_destroy_backlight(connector);
13038 drm_sysfs_connector_remove(connector);
13039}
13040
Jesse Barnes79e53942008-11-07 14:24:08 -080013041void intel_modeset_cleanup(struct drm_device *dev)
13042{
Jesse Barnes652c3932009-08-17 13:31:43 -070013043 struct drm_i915_private *dev_priv = dev->dev_private;
Paulo Zanonid9255d52013-09-26 20:05:59 -030013044 struct drm_connector *connector;
Jesse Barnes652c3932009-08-17 13:31:43 -070013045
Daniel Vetterfd0c0642013-04-24 11:13:35 +020013046 /*
13047 * Interrupts and polling as the first thing to avoid creating havoc.
13048 * Too much stuff here (turning of rps, connectors, ...) would
13049 * experience fancy races otherwise.
13050 */
13051 drm_irq_uninstall(dev);
13052 cancel_work_sync(&dev_priv->hotplug_work);
Jesse Barneseb21b922014-06-20 11:57:33 -070013053 dev_priv->pm._irqs_disabled = true;
13054
Daniel Vetterfd0c0642013-04-24 11:13:35 +020013055 /*
13056 * Due to the hpd irq storm handling the hotplug work can re-arm the
13057 * poll handlers. Hence disable polling after hpd handling is shut down.
13058 */
Keith Packardf87ea762010-10-03 19:36:26 -070013059 drm_kms_helper_poll_fini(dev);
Daniel Vetterfd0c0642013-04-24 11:13:35 +020013060
Jesse Barnes652c3932009-08-17 13:31:43 -070013061 mutex_lock(&dev->struct_mutex);
13062
Jesse Barnes723bfd72010-10-07 16:01:13 -070013063 intel_unregister_dsm_handler();
13064
Chris Wilson973d04f2011-07-08 12:22:37 +010013065 intel_disable_fbc(dev);
Jesse Barnese70236a2009-09-21 10:42:27 -070013066
Daniel Vetter8090c6b2012-06-24 16:42:32 +020013067 intel_disable_gt_powersave(dev);
Chris Wilson0cdab212010-12-05 17:27:06 +000013068
Daniel Vetter930ebb42012-06-29 23:32:16 +020013069 ironlake_teardown_rc6(dev);
13070
Kristian Høgsberg69341a52009-11-11 12:19:17 -050013071 mutex_unlock(&dev->struct_mutex);
13072
Chris Wilson1630fe72011-07-08 12:22:42 +010013073 /* flush any delayed tasks or pending work */
13074 flush_scheduled_work();
13075
Jani Nikuladb31af12013-11-08 16:48:53 +020013076 /* destroy the backlight and sysfs files before encoders/connectors */
13077 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
Imre Deak4932e2c2014-02-11 17:12:48 +020013078 struct intel_connector *intel_connector;
13079
13080 intel_connector = to_intel_connector(connector);
13081 intel_connector->unregister(intel_connector);
Jani Nikuladb31af12013-11-08 16:48:53 +020013082 }
Paulo Zanonid9255d52013-09-26 20:05:59 -030013083
Jesse Barnes79e53942008-11-07 14:24:08 -080013084 drm_mode_config_cleanup(dev);
Daniel Vetter4d7bb012012-12-18 15:24:37 +010013085
13086 intel_cleanup_overlay(dev);
Imre Deakae484342014-03-31 15:10:44 +030013087
13088 mutex_lock(&dev->struct_mutex);
13089 intel_cleanup_gt_powersave(dev);
13090 mutex_unlock(&dev->struct_mutex);
Jesse Barnes79e53942008-11-07 14:24:08 -080013091}
13092
Dave Airlie28d52042009-09-21 14:33:58 +100013093/*
Zhenyu Wangf1c79df2010-03-30 14:39:29 +080013094 * Return which encoder is currently attached for connector.
13095 */
Chris Wilsondf0e9242010-09-09 16:20:55 +010013096struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
Jesse Barnes79e53942008-11-07 14:24:08 -080013097{
Chris Wilsondf0e9242010-09-09 16:20:55 +010013098 return &intel_attached_encoder(connector)->base;
13099}
Jesse Barnes79e53942008-11-07 14:24:08 -080013100
Chris Wilsondf0e9242010-09-09 16:20:55 +010013101void intel_connector_attach_encoder(struct intel_connector *connector,
13102 struct intel_encoder *encoder)
13103{
13104 connector->encoder = encoder;
13105 drm_mode_connector_attach_encoder(&connector->base,
13106 &encoder->base);
Jesse Barnes79e53942008-11-07 14:24:08 -080013107}
Dave Airlie28d52042009-09-21 14:33:58 +100013108
13109/*
13110 * set vga decode state - true == enable VGA decode
13111 */
13112int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
13113{
13114 struct drm_i915_private *dev_priv = dev->dev_private;
Chris Wilsona885b3c2013-12-17 14:34:50 +000013115 unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL;
Dave Airlie28d52042009-09-21 14:33:58 +100013116 u16 gmch_ctrl;
13117
Chris Wilson75fa0412014-02-07 18:37:02 -020013118 if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) {
13119 DRM_ERROR("failed to read control word\n");
13120 return -EIO;
13121 }
13122
Chris Wilsonc0cc8a52014-02-07 18:37:03 -020013123 if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state)
13124 return 0;
13125
Dave Airlie28d52042009-09-21 14:33:58 +100013126 if (state)
13127 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
13128 else
13129 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
Chris Wilson75fa0412014-02-07 18:37:02 -020013130
13131 if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) {
13132 DRM_ERROR("failed to write control word\n");
13133 return -EIO;
13134 }
13135
Dave Airlie28d52042009-09-21 14:33:58 +100013136 return 0;
13137}
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013138
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013139struct intel_display_error_state {
Paulo Zanoniff57f1b2013-05-03 12:15:37 -030013140
13141 u32 power_well_driver;
13142
Chris Wilson63b66e52013-08-08 15:12:06 +020013143 int num_transcoders;
13144
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013145 struct intel_cursor_error_state {
13146 u32 control;
13147 u32 position;
13148 u32 base;
13149 u32 size;
Damien Lespiau52331302012-08-15 19:23:25 +010013150 } cursor[I915_MAX_PIPES];
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013151
13152 struct intel_pipe_error_state {
Imre Deakddf9c532013-11-27 22:02:02 +020013153 bool power_domain_on;
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013154 u32 source;
Imre Deakf301b1e2014-04-18 15:55:04 +030013155 u32 stat;
Damien Lespiau52331302012-08-15 19:23:25 +010013156 } pipe[I915_MAX_PIPES];
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013157
13158 struct intel_plane_error_state {
13159 u32 control;
13160 u32 stride;
13161 u32 size;
13162 u32 pos;
13163 u32 addr;
13164 u32 surface;
13165 u32 tile_offset;
Damien Lespiau52331302012-08-15 19:23:25 +010013166 } plane[I915_MAX_PIPES];
Chris Wilson63b66e52013-08-08 15:12:06 +020013167
13168 struct intel_transcoder_error_state {
Imre Deakddf9c532013-11-27 22:02:02 +020013169 bool power_domain_on;
Chris Wilson63b66e52013-08-08 15:12:06 +020013170 enum transcoder cpu_transcoder;
13171
13172 u32 conf;
13173
13174 u32 htotal;
13175 u32 hblank;
13176 u32 hsync;
13177 u32 vtotal;
13178 u32 vblank;
13179 u32 vsync;
13180 } transcoder[4];
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013181};
13182
13183struct intel_display_error_state *
13184intel_display_capture_error_state(struct drm_device *dev)
13185{
Jani Nikulafbee40d2014-03-31 14:27:18 +030013186 struct drm_i915_private *dev_priv = dev->dev_private;
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013187 struct intel_display_error_state *error;
Chris Wilson63b66e52013-08-08 15:12:06 +020013188 int transcoders[] = {
13189 TRANSCODER_A,
13190 TRANSCODER_B,
13191 TRANSCODER_C,
13192 TRANSCODER_EDP,
13193 };
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013194 int i;
13195
Chris Wilson63b66e52013-08-08 15:12:06 +020013196 if (INTEL_INFO(dev)->num_pipes == 0)
13197 return NULL;
13198
Paulo Zanoni9d1cb912013-11-01 13:32:08 -020013199 error = kzalloc(sizeof(*error), GFP_ATOMIC);
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013200 if (error == NULL)
13201 return NULL;
13202
Imre Deak190be112013-11-25 17:15:31 +020013203 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
Paulo Zanoniff57f1b2013-05-03 12:15:37 -030013204 error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER);
13205
Damien Lespiau52331302012-08-15 19:23:25 +010013206 for_each_pipe(i) {
Imre Deakddf9c532013-11-27 22:02:02 +020013207 error->pipe[i].power_domain_on =
Imre Deakbfafe932014-06-05 20:31:47 +030013208 intel_display_power_enabled_unlocked(dev_priv,
13209 POWER_DOMAIN_PIPE(i));
Imre Deakddf9c532013-11-27 22:02:02 +020013210 if (!error->pipe[i].power_domain_on)
Paulo Zanoni9d1cb912013-11-01 13:32:08 -020013211 continue;
13212
Ville Syrjälä5efb3e22014-04-09 13:28:53 +030013213 error->cursor[i].control = I915_READ(CURCNTR(i));
13214 error->cursor[i].position = I915_READ(CURPOS(i));
13215 error->cursor[i].base = I915_READ(CURBASE(i));
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013216
13217 error->plane[i].control = I915_READ(DSPCNTR(i));
13218 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
Paulo Zanoni80ca3782013-03-22 14:20:57 -030013219 if (INTEL_INFO(dev)->gen <= 3) {
Paulo Zanoni51889b32013-03-06 20:03:13 -030013220 error->plane[i].size = I915_READ(DSPSIZE(i));
Paulo Zanoni80ca3782013-03-22 14:20:57 -030013221 error->plane[i].pos = I915_READ(DSPPOS(i));
13222 }
Paulo Zanonica291362013-03-06 20:03:14 -030013223 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
13224 error->plane[i].addr = I915_READ(DSPADDR(i));
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013225 if (INTEL_INFO(dev)->gen >= 4) {
13226 error->plane[i].surface = I915_READ(DSPSURF(i));
13227 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
13228 }
13229
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013230 error->pipe[i].source = I915_READ(PIPESRC(i));
Imre Deakf301b1e2014-04-18 15:55:04 +030013231
13232 if (!HAS_PCH_SPLIT(dev))
13233 error->pipe[i].stat = I915_READ(PIPESTAT(i));
Chris Wilson63b66e52013-08-08 15:12:06 +020013234 }
13235
13236 error->num_transcoders = INTEL_INFO(dev)->num_pipes;
13237 if (HAS_DDI(dev_priv->dev))
13238 error->num_transcoders++; /* Account for eDP. */
13239
13240 for (i = 0; i < error->num_transcoders; i++) {
13241 enum transcoder cpu_transcoder = transcoders[i];
13242
Imre Deakddf9c532013-11-27 22:02:02 +020013243 error->transcoder[i].power_domain_on =
Imre Deakbfafe932014-06-05 20:31:47 +030013244 intel_display_power_enabled_unlocked(dev_priv,
Paulo Zanoni38cc1da2013-12-20 15:09:41 -020013245 POWER_DOMAIN_TRANSCODER(cpu_transcoder));
Imre Deakddf9c532013-11-27 22:02:02 +020013246 if (!error->transcoder[i].power_domain_on)
Paulo Zanoni9d1cb912013-11-01 13:32:08 -020013247 continue;
13248
Chris Wilson63b66e52013-08-08 15:12:06 +020013249 error->transcoder[i].cpu_transcoder = cpu_transcoder;
13250
13251 error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder));
13252 error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder));
13253 error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder));
13254 error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder));
13255 error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));
13256 error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder));
13257 error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder));
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013258 }
13259
13260 return error;
13261}
13262
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013263#define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
13264
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013265void
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013266intel_display_print_error_state(struct drm_i915_error_state_buf *m,
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013267 struct drm_device *dev,
13268 struct intel_display_error_state *error)
13269{
13270 int i;
13271
Chris Wilson63b66e52013-08-08 15:12:06 +020013272 if (!error)
13273 return;
13274
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013275 err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes);
Imre Deak190be112013-11-25 17:15:31 +020013276 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013277 err_printf(m, "PWR_WELL_CTL2: %08x\n",
Paulo Zanoniff57f1b2013-05-03 12:15:37 -030013278 error->power_well_driver);
Damien Lespiau52331302012-08-15 19:23:25 +010013279 for_each_pipe(i) {
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013280 err_printf(m, "Pipe [%d]:\n", i);
Imre Deakddf9c532013-11-27 22:02:02 +020013281 err_printf(m, " Power: %s\n",
13282 error->pipe[i].power_domain_on ? "on" : "off");
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013283 err_printf(m, " SRC: %08x\n", error->pipe[i].source);
Imre Deakf301b1e2014-04-18 15:55:04 +030013284 err_printf(m, " STAT: %08x\n", error->pipe[i].stat);
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013285
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013286 err_printf(m, "Plane [%d]:\n", i);
13287 err_printf(m, " CNTR: %08x\n", error->plane[i].control);
13288 err_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
Paulo Zanoni80ca3782013-03-22 14:20:57 -030013289 if (INTEL_INFO(dev)->gen <= 3) {
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013290 err_printf(m, " SIZE: %08x\n", error->plane[i].size);
13291 err_printf(m, " POS: %08x\n", error->plane[i].pos);
Paulo Zanoni80ca3782013-03-22 14:20:57 -030013292 }
Paulo Zanoni4b71a572013-03-22 14:19:21 -030013293 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013294 err_printf(m, " ADDR: %08x\n", error->plane[i].addr);
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013295 if (INTEL_INFO(dev)->gen >= 4) {
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013296 err_printf(m, " SURF: %08x\n", error->plane[i].surface);
13297 err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013298 }
13299
Mika Kuoppalaedc3d882013-05-23 13:55:35 +030013300 err_printf(m, "Cursor [%d]:\n", i);
13301 err_printf(m, " CNTR: %08x\n", error->cursor[i].control);
13302 err_printf(m, " POS: %08x\n", error->cursor[i].position);
13303 err_printf(m, " BASE: %08x\n", error->cursor[i].base);
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013304 }
Chris Wilson63b66e52013-08-08 15:12:06 +020013305
13306 for (i = 0; i < error->num_transcoders; i++) {
Chris Wilson1cf84bb2013-10-21 09:10:33 +010013307 err_printf(m, "CPU transcoder: %c\n",
Chris Wilson63b66e52013-08-08 15:12:06 +020013308 transcoder_name(error->transcoder[i].cpu_transcoder));
Imre Deakddf9c532013-11-27 22:02:02 +020013309 err_printf(m, " Power: %s\n",
13310 error->transcoder[i].power_domain_on ? "on" : "off");
Chris Wilson63b66e52013-08-08 15:12:06 +020013311 err_printf(m, " CONF: %08x\n", error->transcoder[i].conf);
13312 err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal);
13313 err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank);
13314 err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync);
13315 err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal);
13316 err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank);
13317 err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync);
13318 }
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +000013319}